 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TLE4299 Datasheet(PDF) 6 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
TLE4299 Datasheet(HTML) 6 Page - Infineon Technologies AG |
|
|
6 / 25 page  Datasheet 6 Rev. 1.1, 2007-10-17 TLE 4299 Figure 4 Pin Configuration (top view) Pin Definitions and Functions (TLE 4299 GMV33) Pin No. Symbol Function 1RADJ Reset Threshold Adjust; if not needed connect to GND. 2D Reset Delay; connect to GND via external delay capacitor for setting delay time. 3, 4, 5 GND Ground 6INH Inhibit: If not needed connect to Input pin I; A high signal switches the regulator ON. 7RO Reset Output; the open-collector output is linked internally to Q via a 20k Ω pull-up resistor. Keep open, if the pin is not needed. 8SO Sense Output; open-collector output. Keep open, if the pin is not needed. 9Q Output; connect to GND with a 22 µF capacitor, 0.4 Ω < ESR < 3.7 Ω.1) 1) see characteristic curves 10, 11, 12 GND Ground 13 I Input; block to GND directly at the IC by a ceramic capacitor. 14 SI Sense Input; if not needed connect to Q. AEP02831 14 1 RADJ SI D2 13 GND 3 12 GND 4 11 10 GND 5 69 INH RO 7 8 I GND GND GND Q SO PG-DSO-14-30 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
