Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LC651202F Datasheet(PDF) 22 Page - Sanyo Semicon Device

Part # LC651202F
Description  4-Bit Single-Chip Microcontrollers for Small-Scale Control Applications
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SANYO [Sanyo Semicon Device]
Direct Link  https://www.sanyo-av.com/us/
Logo SANYO - Sanyo Semicon Device

LC651202F Datasheet(HTML) 22 Page - Sanyo Semicon Device

Back Button LC651202F Datasheet HTML 18Page - Sanyo Semicon Device LC651202F Datasheet HTML 19Page - Sanyo Semicon Device LC651202F Datasheet HTML 20Page - Sanyo Semicon Device LC651202F Datasheet HTML 21Page - Sanyo Semicon Device LC651202F Datasheet HTML 22Page - Sanyo Semicon Device LC651202F Datasheet HTML 23Page - Sanyo Semicon Device LC651202F Datasheet HTML 24Page - Sanyo Semicon Device LC651202F Datasheet HTML 25Page - Sanyo Semicon Device LC651202F Datasheet HTML 26Page - Sanyo Semicon Device Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 35 page
background image
No. 5190-22/35
LC651204N/F/L, LC651202N/F/L
Parameter
Symbol
Conditions
Applicable pins/notes
Ratings
VDD (v)
min
typ
max
Unit
CW
When PE1 has open-drain output
WDR
0.01±5%
µF
specifications
Guaranteed
RW
When PE1 has open-drain output
WDR
680±1%
k
Ω
constants *7
specifications
3 to 5.5
Rl
When PE1 has open-drain output
WDR
100±1%
Ω
specifications
Clear time (discharge) tWCT
See Figure 7.
WDR
10
µs
Clear period (charge) tWCCY
See Figure 7.
WDR
3.0
ms
CW
When PE1 has open-drain output
WDR
0.01±5%
µF
specifications
Guaranteed
RW
When PE1 has open-drain output
WDR
680±1%
k
Ω
constants *7
specifications
Rl
When PE1 has open-drain output
4.5 to 5.5
WDR
100±1%
Ω
specifications
Clear time (discharge) tWCT
See Figure 7.
WDR
10
µs
Clear period (charge) tWCCY
See Figure 7.
WDR
3.3
ms
Note: 1. When driven internally using the oscillator circuit shown in Figure 2 with guaranteed constants, values up to the amplitude of the generated
oscillation are allowed.
2. The average over a 100-ms period
3. The operating power-supply voltage VDD must be maintained from the point where a HALT instruction is executed until the point where the device
has fully entered the standby state. Also, applications must be designed so that no chattering (e.g. switch bounce) occurs on the PA3 pin during a
HALT instruction execution cycle.
4. When external clock is selected as the oscillator option, the OSC1 pin has Schmitt characteristics.
5. The values shown for fCFOSC are the frequencies for which oscillation is possible.
6. Tcyc = 4
× the system clock period
7. If this device is used in an environment subject to condensation, extra care is required concerning leakage between PE1 and adjacent pins and
leakage associated with external capacitors.
Continued from preceding page.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com