R5F562T6ADFF datasheet(2/94 Pages) RENESAS

2 / 94 page

R01DS0096EJ0100 Rev.1.00

Page 2 of 92

Apr 20, 2011

RX62T Group

1. Overview

Overview

1.1

Outline of Specifications

Table 1.1 lists the specifications in outline, and Table 1.2 lists the functions of products.

Table 1.1

Outline of Specifications (1 / 5)

Classification

Module/Function

Description

CPU

 Maximum operating frequency: 100MHz

 32-bit RX CPU

 Minimum instruction execution time: One instruction per state (cycle of the system clock)

 Address space: 4-Gbyte linear

 Register set of the CPU

 General purpose: Sixteen 32-bit registers

 Control: Nine 32-bit registers

 Accumulator: One 64-bit register

 Basic instructions: 73

 Floating-point instructions: 8

 DSP instructions: 9

 Addressing modes: 10

 Data arrangement

 Instructions: Little endian

 Data: Selectable as little endian or big endian

 On-chip 32-bit multiplier: 32 x 32  64 bits

 On-chip divider: 32 / 32  32 bits

 Barrel shifter: 32 bits

FPU

 Single precision (32-bit) floating point

 Data types and floating-point exceptions in conformance with the IEEE754 standard

Memory

ROM

 ROM capacity: 256 Kbytes (max.)

 Two on-board programming modes

 Boot mode (The user MAT is programmable via the SCI)

 User program mode

 Off-board programming

 A PROM programmer can be used to program the user mat.

RAM

 RAM capacity: 16 Kbytes (max.)

Data flash

 Data flash capacity: 32 Kbytes (max.)

 Supports background operations (BGO)

MCU operating mode

 Single-chip mode

Clock

Clock generation

circuit

 One circuit: Main clock oscillator

 Internal oscillator: Low-speed on-chip oscillator dedicated to IWDT

 Structure of a PLL frequency synthesizer and frequency divider for selectable operating

frequency

 Oscillation stoppage detection

 Independent frequency-division and multiplication settings for the system clock (ICLK)

and peripheral module clock (PCLK)

 The CPU and system sections such as other bus masters, MTU3, and GPT run in

synchronization with the system clock (ICLK): 8 to 100 MHz.

 Peripheral modules run in synchronization with the peripheral module clock (PCLK):

8 to 50 MHz

Reset

Pin reset, power-on reset (automatic power-on reset when the power is turned on),

voltage-monitoring reset, watchdog timer reset, independent watchdog timer reset, and

deep software standby reset

Voltage detection circuit (LVD)

When the voltage on VCC falls below the voltage detection level (Vdet), an internal reset or

internal interrupt is generated.

Low power

consumption

Low power

consumption

facilities

 Module stop function

 Four low power consumption modes

 Sleep mode, all-module clock stop mode, software standby mode, and deep software

standby mode

R5F562T6ADFF Datasheet(PDF) 2 Page - Renesas Technology Corp

R5F562T6ADFF Datasheet(HTML) 2 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

Datasheet Download

Link URL