| Electronic Components Datasheet Search |
|
MCP3901 Datasheet(PDF) 47 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP3901 Datasheet(HTML) 47 Page - Microchip Technology |
|
47 / 62 page ![]() © 2011 Microchip Technology Inc. DS22192D-page 47 MCP3901 REGISTER 7-5: STATUS AND COMMUNICATION REGISTER: ADDRESS 0x09 R/W-1 R/W-0 R/W-1 R/W-0 R/W-0 R/W-0 R-1 R-1 READ<1> READ<0> DR_LTY DR_HIZN DRMODE<1> DRMODE<0> DRSTATUS_CH1 DRSTATUS_CH0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 7-6 READ<1:0>: Address Loop Setting bits 11 = Address counter loops on entire register map 10 = Address counter loops on register types (default) 01 = Address counter loops on register groups 00 = Address not incremented, continually read same single register bit 5 DR_LTY: Data Ready Latency Control bit 1 = “No Latency” Conversion, DR pulses after 3 DRCLK periods (default) 0 = Unsettled Data is available after every DRCLK period bit 4 DR_HIZN: Data Ready Pin Inactive State Control bit 1 = The data ready pin default state is a logic high when data is NOT ready 0 = The data ready pin default state is high-impedance when data is NOT ready (default) bit 3-2 DRMODE<1:0>: Data Ready Pin (DR) Control bits 11 = Both Data Ready pulses from ADC0 and ADC Channel 1 are output on the DR pin. 10 = Data Ready pulses from ADC Channel 1 are output on the DR pin. DR from ADC Channel 0 are not present on the pin. 01 = Data Ready pulses from ADC Channel 0 are output on the DR pin. DR from ADC Channel 1 are not present on the pin. 00 = Data Ready pulses from the lagging ADC between the two are output on the DR pin. The lagging ADC selection depends on the PHASE register and on the OSR (default). bit 1-0 DRSTATUS_CH<1:0>: Data Ready Status bits 11 = ADC Channel 1 and Channel 0 data is not ready (default) 10 = ADC Channel 1 data is not ready, ADC Channel 0 data is ready 01 = ADC Channel 0 data is not ready, ADC Channel 1 data is ready 00 = ADC Channel 1 and Channel 0 data is ready |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |