Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

LPC2926 Datasheet(PDF) 49 Page - NXP Semiconductors

Part # LPC2926
Description  ARM9 microcontroller with CAN, LIN, and USB
PDF  95 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

LPC2926 Datasheet(HTML) 49 Page - NXP Semiconductors

Back Button LPC2926 Datasheet HTML 45Page - NXP Semiconductors LPC2926 Datasheet HTML 46Page - NXP Semiconductors LPC2926 Datasheet HTML 47Page - NXP Semiconductors LPC2926 Datasheet HTML 48Page - NXP Semiconductors LPC2926 Datasheet HTML 49Page - NXP Semiconductors LPC2926 Datasheet HTML 50Page - NXP Semiconductors LPC2926 Datasheet HTML 51Page - NXP Semiconductors LPC2926 Datasheet HTML 52Page - NXP Semiconductors LPC2926 Datasheet HTML 53Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 95 page
background image
LPC2926_27_29
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 5 — 28 September 2010
49 of 95
NXP Semiconductors
LPC2926/2927/2929
ARM9 microcontroller with CAN, LIN, and USB
6.16.1 Clock description
The PCRSS is clocked by a number of different clocks. CLK_SYS_PCRSS clocks the
AHB side of the AHB to DTL bus bridge and CLK_PCR_SLOW clocks the CGU, RGU and
PMU internal logic, see Section 6.7.2. CLK_SYS_PCRSS is derived from
BASE_SYS_CLK, which can be switched off in low-power modes. CLK_PCR_SLOW is
derived from BASE_PCR_CLK and is always on in order to be able to wake up from
low-power modes.
Fig 11. PCRSS block diagram
002aae244
AHB2DTL
BRIDGE
RESET OUTPUT
DELAY LOGIC
INPUT
DEGLITCH/
SYNC
branch
clocks
grant
request
wakeup_a
AHB_RST
SCU_RST
WARM_RST
COLD_RST
PCR_RST
RGU_RST
POR_RST
RST (device pin)
reset from watchdog counter
EXTERNAL
OSCILLATOR
PMU
REGISTERS
CLOCK
ENABLE
CONTROL
CLOCK
GATES
LOW POWER
RING
OSCILLATOR
CGU0
REGISTERS
RGU
REGISTERS
POR
OUT0
OUT1
OUT5
OUT7
OUT9
OUT6
OUT11
OUT0
OUT1
OUT2
PLL
FDIV[6:0]
PLL
FDIV
CGU0
CGU1
PMU
RGU
AHB
master
disable:



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com