 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AM3359 Datasheet(PDF) 52 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AM3359 Datasheet(HTML) 52 Page - Texas Instruments |
|
|
52 / 195 page  AM3359, AM3358, AM3357 AM3356, AM3354, AM3352 SPRS717B – OCTOBER 2011 – REVISED JANUARY 2012 www.ti.com 2.3.1 External Memory Interfaces Table 2-12. External Memory Interfaces/DDR Signals Description TYPE SIGNAL NAME [1] DESCRIPTION [2] ZCE BALL [4] ZCZ BALL [4] [3] ddr_a0 DDR SDRAM ROW/COLUMN ADDRESS O F3 F3 ddr_a1 DDR SDRAM ROW/COLUMN ADDRESS O J2 H1 ddr_a10 DDR SDRAM ROW/COLUMN ADDRESS O E2 F4 ddr_a11 DDR SDRAM ROW/COLUMN ADDRESS O G4 F2 ddr_a12 DDR SDRAM ROW/COLUMN ADDRESS O F4 E3 ddr_a13 DDR SDRAM ROW/COLUMN ADDRESS O H1 H3 ddr_a14 DDR SDRAM ROW/COLUMN ADDRESS O H3 H4 ddr_a15 DDR SDRAM ROW/COLUMN ADDRESS O E3 D3 ddr_a2 DDR SDRAM ROW/COLUMN ADDRESS O D1 E4 ddr_a3 DDR SDRAM ROW/COLUMN ADDRESS O B3 C3 ddr_a4 DDR SDRAM ROW/COLUMN ADDRESS O E5 C2 ddr_a5 DDR SDRAM ROW/COLUMN ADDRESS O A2 B1 ddr_a6 DDR SDRAM ROW/COLUMN ADDRESS O B1 D5 ddr_a7 DDR SDRAM ROW/COLUMN ADDRESS O D2 E2 ddr_a8 DDR SDRAM ROW/COLUMN ADDRESS O C3 D4 ddr_a9 DDR SDRAM ROW/COLUMN ADDRESS O B2 C1 ddr_ba0 DDR SDRAM BANK ADDRESS O A3 C4 ddr_ba1 DDR SDRAM BANK ADDRESS O E1 E1 ddr_ba2 DDR SDRAM BANK ADDRESS O B4 B3 ddr_casn DDR SDRAM COLUMN ADDRESS STROBE. O F1 F1 (ACTIVE LOW) ddr_ck DDR SDRAM CLOCK (Differential+) O C2 D2 ddr_cke DDR SDRAM CLOCK ENABLE O G3 G3 ddr_csn0 DDR SDRAM CHIP SELECT O H2 H2 ddr_d0 DDR SDRAM DATA I/O N4 M3 ddr_d1 DDR SDRAM DATA I/O P4 M4 ddr_d10 DDR SDRAM DATA I/O M3 K2 ddr_d11 DDR SDRAM DATA I/O M4 K3 ddr_d12 DDR SDRAM DATA I/O M2 K4 ddr_d13 DDR SDRAM DATA I/O M1 L3 ddr_d14 DDR SDRAM DATA I/O N2 L4 ddr_d15 DDR SDRAM DATA I/O N1 M1 ddr_d2 DDR SDRAM DATA I/O P2 N1 ddr_d3 DDR SDRAM DATA I/O P1 N2 ddr_d4 DDR SDRAM DATA I/O P3 N3 ddr_d5 DDR SDRAM DATA I/O T1 N4 ddr_d6 DDR SDRAM DATA I/O T2 P3 ddr_d7 DDR SDRAM DATA I/O R3 P4 ddr_d8 DDR SDRAM DATA I/O K2 J1 ddr_d9 DDR SDRAM DATA I/O K1 K1 ddr_dqm0 DDR WRITE ENABLE / DATA MASK FOR O N3 M2 DATA[7:0] ddr_dqm1 DDR WRITE ENABLE / DATA MASK FOR O K3 J2 DATA[15:8] ddr_dqs0 DDR DATA STROBE FOR DATA[7:0] I/O R1 P1 (Differential+) 52 Terminal Description Copyright © 2011–2012, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
