Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TCS34713 Datasheet(PDF) 16 Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

Part # TCS34713
Description  COLOR LIGHT-TO-DIGITAL CONVERTER
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TAOS [TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS]
Direct Link  http://www.taosinc.com
Logo TAOS - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

TCS34713 Datasheet(HTML) 16 Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

Back Button TCS34713 Datasheet HTML 12Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS TCS34713 Datasheet HTML 13Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS TCS34713 Datasheet HTML 14Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS TCS34713 Datasheet HTML 15Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS TCS34713 Datasheet HTML 16Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS TCS34713 Datasheet HTML 17Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS TCS34713 Datasheet HTML 18Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS TCS34713 Datasheet HTML 19Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS TCS34713 Datasheet HTML 20Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 22 page
background image
TCS3471
COLOR LIGHT-TO-DIGITAL CONVERTER
TAOS115 − MARCH 2011
16
r
r
Copyright
E 2011, TAOS Inc.
The LUMENOLOGY
r Company
www.taosinc.com
Status Register (0x13)
The Status Register provides the internal status of the device. This register is read only.
Table 11. Status Register
6
75
4
AVALID
2
31
0
STATUS
Reserved
AINT
Address
0x13
Reserved
FIELD
BIT
DESCRIPTION
Reserved
7:5
Reserved.
AINT
4
RGBC clear channel Interrupt.
Reserved
3:1
Reserved.
AVALID
0
RGBC Valid. Indicates that the RGBC channels have completed an integration cycle.
RGBC Channel Data Registers (0x14 − 0x1B)
Clear, red, green, and blue data is stored as 16-bit values. To ensure the data is read correctly, a two-byte read
I2C transaction should be used with a read word protocol bit set in the command register. With this operation,
when the lower byte register is read, the upper eight bits are stored into a shadow register, which is read by a
subsequent read to the upper byte. The upper register will read the correct value even if additional ADC
integration cycles end between the reading of the lower and upper registers.
Table 12. ADC Channel Data Registers
REGISTER
ADDRESS
BITS
DESCRIPTION
CDATA
0x14
7:0
Clear data low byte
CDATAH
0x15
7:0
Clear data high byte
RDATA
0x16
7:0
Red data low byte
RDATAH
0x17
7:0
Red data high byte
GDATA
0x18
7:0
Green data low byte
GDATAH
0x19
7:0
Green data high byte
BDATA
0x1A
7:0
Blue data low byte
BDATAH
0x1B
7:0
Blue data high byte



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com