Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

TNETX3190PGV Datasheet(PDF) 31 Page - Texas Instruments

Part # TNETX3190PGV
Description  ThunderSWITCHE 16/3 ETHERNETE SWITCH WITH 16 10-MBIT/S PORTS AND 3 10-/100-MBIT/S PORTS
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TNETX3190PGV Datasheet(HTML) 31 Page - Texas Instruments

Back Button TNETX3190PGV Datasheet HTML 27Page - Texas Instruments TNETX3190PGV Datasheet HTML 28Page - Texas Instruments TNETX3190PGV Datasheet HTML 29Page - Texas Instruments TNETX3190PGV Datasheet HTML 30Page - Texas Instruments TNETX3190PGV Datasheet HTML 31Page - Texas Instruments TNETX3190PGV Datasheet HTML 32Page - Texas Instruments TNETX3190PGV Datasheet HTML 33Page - Texas Instruments TNETX3190PGV Datasheet HTML 34Page - Texas Instruments TNETX3190PGV Datasheet HTML 35Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 66 page
background image
TNETX3190
ThunderSWITCH
™ 16/3 ETHERNET™ SWITCH
WITH 16 10-MBIT/S PORTS AND 3 10-/100-MBIT/S PORTS
SPWS046B – FEBRUARY 1998 – REVISED APRIL 1999
31
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
Table 11. 10-Mbit/s Interface Connections
TNETX3190
TERMINAL
TNETE2008
TERMINAL
THxCLK
←
IFCLK
THxSYNC
←
IFSYNC
THxCOL
←
IFCOL
THxCRS
←
IFCRS
THxLINK
←
IFLINK
THxRXD3
←
IFRXD3
THxRXD2
←
IFRXD2
THxRXD1
←
IFRXD1
THxRXD0
←
IFRXD0
THxRXDV
←
IFRXDV
THxTXD3
→
IFTXD3
THxTXD2
→
IFTXD2
THxTXD1
→
IFTXD1
THxTXD0
→
IFTXD0
THxTXEN
→
IFTXEN
THxRENEG
→
IFFORCEHD
Where x = 1 or 2
The time multiplexing of this interface is shown in Figure 6. The interface runs synchronous to the
PHY-generated 20-MHz clock IFCLK. The MAC-to-PHY information for the first port in each group of eight (i.e.,
port 00 or port 08) is presented on the interface when the THxSYNC terminal is high. The next clock cycle that
the interface carries is the information for the second port. This process continues for all eight ports, each using
the interface for one cycle. When all ports have been processed in this manner, the sequence resumes with the
first port and again when the THxSYNC signal is asserted.
To improve latency-related issues, the PHY-to-MAC data are skewed by two slots, allowing the MAC to respond
to the input signals from the PHY in the same 400-ns cycle, rather than waiting for the next 400-ns cycle (which
would be the case if the signals were not skewed).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com