| Electronic Components Datasheet Search |
|
M48Z2M1Y Datasheet(PDF) 1 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M48Z2M1Y Datasheet(HTML) 1 Page - STMicroelectronics |
|
1 / 20 page ![]() Not recommended for new design This is information on a product still in production but not recommended for new designs. June 2011 Doc ID 5135 Rev 6 1/20 1 M48Z2M1Y M48Z2M1V 5 V or 3.3 V, 16 Mbit (2 Mb x 8) ZEROPOWER® SRAM Features ■ Integrated, ultra low power SRAM, power-fail control circuit, and batteries ■ Conventional SRAM operation; unlimited WRITE cycles ■ 10 years of data retention in the absence of power ■ Automatic power-fail chip deselect and WRITE protection ■ WRITE protect voltages (VPFD = power-fail deselect voltage): –M48Z2M1Y: VCC = 4.5 to 5.5 V; 4.2 V ≤ VPFD ≤ 4.5 V –M48Z2M1V: VCC = 3.0 to 3.6 V; 2.8 V ≤ VPFD ≤ 3.0 V ■ Batteries are internally isolated until power is applied ■ Pin and function compatible with JEDEC standard 2 Mb x 8 SRAMs ■ RoHS compliant – Lead-free second level interconnect 36 1 PLDIP36 module www.st.com |
Similar Part No. - M48Z2M1Y_11 |
|
Similar Description - M48Z2M1Y_11 |
|
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |