Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

WM8740SEDS/V Datasheet(PDF) 8 Page - Wolfson Microelectronics plc

Part # WM8740SEDS/V
Description  24-bit, High Performance 192kHz Stereo DAC
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8740SEDS/V Datasheet(HTML) 8 Page - Wolfson Microelectronics plc

Back Button WM8740SEDS/V Datasheet HTML 4Page - Wolfson Microelectronics plc WM8740SEDS/V Datasheet HTML 5Page - Wolfson Microelectronics plc WM8740SEDS/V Datasheet HTML 6Page - Wolfson Microelectronics plc WM8740SEDS/V Datasheet HTML 7Page - Wolfson Microelectronics plc WM8740SEDS/V Datasheet HTML 8Page - Wolfson Microelectronics plc WM8740SEDS/V Datasheet HTML 9Page - Wolfson Microelectronics plc WM8740SEDS/V Datasheet HTML 10Page - Wolfson Microelectronics plc WM8740SEDS/V Datasheet HTML 11Page - Wolfson Microelectronics plc WM8740SEDS/V Datasheet HTML 12Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 27 page
background image
WM8740
Production Data
w
PD, Rev 4.4, April 2010
8
SCKI
t
SCKIL
t
SCKIH
t
SCKY
Figure 2 System Clock Timing Requirements
Test Conditions
AVDD, DVDD = 5V, AGND, DGND = 0V, TA = +25
oC, fs = 48kHz, SCKI = 256fs unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
System Clock Timing Information
System clock pulse width high
tSCKIH
10
ns
System clock pulse width low
tSCKIL
10
ns
System clock cycle time
tSCKY
27
ns
ML/I2S
MC/DM1
MD/DM0
t
MHH
t
MLD
t
MCY
t
MCH
t
MCL
t
MDS
t
MDH
LSB
t
MLS
t
MLL
Figure 3 Program Register Input Timing – SPI Compatible Serial Control Mode
Test Conditions
AVDD, DVDD = 5V, AGND, DGND = 0V, TA = +25
oC, fs = 48kHz, SCKI = 256fs unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Program Register Input Information
MC/DM1 pulse cycle time
tMCY
80
ns
MC/DM1 pulse width low
tMCL
32
ns
MD/DM0 pulse width high
tMCH
32
ns
MD/DM0 set-up time
tMDS
10
ns
MC/DM1 hold time
tMDH
10
ns
ML/I2S pulse width low
tMLL
10
ns
ML/I2S pulse width high
tMHH
10
ns
ML/I2S set-up time
tMLS
10
ns
ML/I2S delay from MC
tMLD
10
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com