 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AD9850 Datasheet(PDF) 3 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9850 Datasheet(HTML) 3 Page - Analog Devices |
|
|
3 / 19 page  AD9850BRS Parameter Temp Test Level Min Typ Max Units CMOS LOGIC INPUTS (Including CLKIN) Logic “1” Voltage, +5 V Supply +25 °C I 3.5 V Logic “1” Voltage, +3.3 V Supply +25 °C I 3.0 V Logic “0” Voltage +25 °C I 0.4 V Logic “1” Current +25 °CI 12 µA Logic “0” Current +25 °CI 12 µA Input Capacitance +25 °CV 3 pF POWER SUPPLY (AOUT = 1/3 CLKIN) +VS Current @: 62.5 MHz Clock, +3.3 V Supply Full VI 30 48 mA 110 MHz Clock, +3.3 V Supply Full VI 47 60 mA 62.5 MHz Clock, +5 V Supply Full VI 44 64 mA 125 MHz Clock, +5 V Supply Full VI 76 96 mA PDISS @: 62.5 MHz Clock, +3.3 V Supply Full VI 100 160 mW 110 MHz Clock, +3.3 V Supply Full VI 155 200 mW 62.5 MHz Clock, +5 V Supply Full VI 220 320 mW 125 MHz Clock, +5 V Supply Full VI 380 480 mW PDISS Power-Down Mode +5 V Supply Full V 30 mW +3.3 V Supply Full V 10 mW NOTES *Tested by measuring output duty cycle variation. Specifications subject to change without notice. TIMING CHARACTERISTICS* AD9850BRS Parameter Temp Test Level Min Typ Max Units tDS (Data Setup Time) Full IV 3.5 ns tDH (Data Hold Time) Full IV 3.5 ns tWH (W_CLK min. Pulsewidth High) Full IV 3.5 ns tWL (W_CLK min. Pulsewidth Low) Full IV 3.5 ns tWD (W_CLK Delay After FQ_UD) Full IV 7.0 ns tCD (CLKIN Delay After FQ_UD) Full IV 3.5 ns tFH (FQ_UD High) Full IV 7.0 ns tFL (FQ_UD Low) Full IV 7.0 ns tCF (Output Latency from FQ_UD) Frequency Change Full IV 18 CLKIN Cycles Phase Change Full IV 13 CLKIN Cycles tFD (FQ_UD Min. Delay After W_CLK) Full IV 7.0 ns tRH (CLKIN Delay After RESET Rising Edge) Full IV 3.5 ns tRL (RESET Falling Edge After CLKIN) Full IV 3.5 ns tRS (Minimum RESET Width) Full IV 5 CLKIN Cycles tOL (RESET Output Latency) Full IV 13 CLKIN Cycles tRR (Recovery from RESET) Full IV 2 CLKIN Cycles Wake-Up Time from Power-Down Mode +25 °CV 5 µs NOTES *Control functions are asynchronous with CLKIN. Specifications subject to change without notice. (VS = +5 V 5% except as noted, RSET = 3.9 k ) REV. E –3– AD9850 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
