Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADSP-2191M Datasheet(PDF) 26 Page - Analog Devices

Part # ADSP-2191M
Description  DSP Microcomputer
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP-2191M Datasheet(HTML) 26 Page - Analog Devices

Back Button ADSP-2191M Datasheet HTML 22Page - Analog Devices ADSP-2191M Datasheet HTML 23Page - Analog Devices ADSP-2191M Datasheet HTML 24Page - Analog Devices ADSP-2191M Datasheet HTML 25Page - Analog Devices ADSP-2191M Datasheet HTML 26Page - Analog Devices ADSP-2191M Datasheet HTML 27Page - Analog Devices ADSP-2191M Datasheet HTML 28Page - Analog Devices ADSP-2191M Datasheet HTML 29Page - Analog Devices ADSP-2191M Datasheet HTML 30Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 52 page
background image
ADSP-2191M
–26–
REV. 0
Host Port ALE Mode Write Cycle Timing
Table 15 and Figure 14 describe Host port write operations in Address Latch Enable (ALE) mode. For more information on ACK,
Ready, ALE, and ACC mode selection, see the Host port modes description on page 8.
Table 15. Host Port ALE Mode Write Cycle Timing
Parameter
Min
Max
Unit
Switching Characteristics
tWHKS1
HWR Asserted to HACK Asserted (Setup, ACK Mode) First
Byte
10
5tHCLK+tNH
1
1t
NH are peripheral bus latencies (n
tHCLK); these are internal DSP latencies related to the number of peripheral DMAs attempting to access DSP memory
at the same time.
ns
tWHKS2
HWR Asserted to HACK Asserted (Setup, ACK Mode)2
2Measurement is for the second, third, or fourth byte of a host write transaction. The quantity of bytes to complete a host write transaction is dependent on
the data bus size (8 or 16 bits) and the data type (16 or 24 bits).
10
ns
tWHKH
HWR Deasserted to HACK Deasserted (Hold, ACK Mode)
10
ns
tWHS
HWR Asserted to HACK Asserted (Setup, Ready Mode)
10
ns
tWHH
HWR Asserted to HACK Deasserted (Hold, Ready Mode)
First Byte
05tHCLK+tNH
1
ns
Timing Requirements
tCSAL
HCMS or HCIOMS Asserted to HALE Asserted
0ns
tALPW
HALE Asserted Pulsewidth
4
ns
tALCSW
HALE Deasserted to
HCMS or HCIOMS Deasserted
1
ns
tWCSW
HWR Deasserted to HCMS or HCIOMS Deasserted
0
ns
tALW
HALE Deasserted to
HWR Asserted
1
ns
tWCS
HWR Deasserted (After Last Byte) to HCMS or
HCIOMS Deasserted (Ready for Next Write)
0ns
tHKWD
HACK Asserted to
HWR Deasserted (Hold, ACK Mode)
1.5
ns
tAALS
Address Valid to HALE Deasserted (Setup)
2
ns
tALAH
HALE Deasserted to Address Invalid (Hold)
4
ns
tDWS
Data Valid to
HWR Deasserted (Setup)
4
ns
tWDH
HWR Deasserted to Data Invalid (Hold)
1
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com