Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LTP5901 Datasheet(PDF) 21 Page - Linear Technology

Part # LTP5901
Description  2.4 GHz 802.15.4 EternaTM Mote Modules
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTP5901 Datasheet(HTML) 21 Page - Linear Technology

Back Button LTP5901 Datasheet HTML 17Page - Linear Technology LTP5901 Datasheet HTML 18Page - Linear Technology LTP5901 Datasheet HTML 19Page - Linear Technology LTP5901 Datasheet HTML 20Page - Linear Technology LTP5901 Datasheet HTML 21Page - Linear Technology LTP5901 Datasheet HTML 22Page - Linear Technology LTP5901 Datasheet HTML 23Page - Linear Technology LTP5901 Datasheet HTML 24Page - Linear Technology LTP5901 Datasheet HTML 25Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 30 page
background image
A d v a nce d I n fo rm a t i o n
Eterna Datasheet
Linear Technology / Dust Networks
21
8.9
UART AC Characteristics
The following characteristics are measured with VSUPPLY = 3.6 V at 25 °C, unless otherwise specified.
Table 14
UART Timing Values
Parameter
Conditions
Min
Typ
Max
Unit
tRX_BAUD
Deviation from baud rate
–2
+2
%
tTX_BAUD
Deviation from baud rate
–1
+1
%
tRX_RTS_R to RX_CTS
Assertion of UART_RX_RTSn to
assertion of UART_RX_CTSn, or
negation of UART_RX_RTSn to
negation of UART_RX_CTSn
0
22
ms
tCTS_R to RX
Assertion of UART_RX_CTSn to start
of byte
0
20
ms
tEOP to RX_RTS
End of packet (end of the last stop bit)
to negation of UART_RX_RTSn
0
22
ms
tTX_RTS_T to TX_CTS
Assertion of UART_TX_RTSn to
assertion of UART_TX_CTSn, or
negation of UART_TX_RTSn to
negation of UART_TX_CTSn
0
22
ms
tTX_CTS_T to TX
Assertion of UART_TX_CTSn to start
of byte
0
2
bit
period
tEOP to TX_RTS
End of packet (end of the last stop bit)
to negation of UART_TX_RTSn
0
1
bit
period
tRX_INTERBYTE
Receive Inter-byte delay
100
ms
tTX to TX_CTS
Start of byte to negation of
UART_TX_CTSn
0
ms
tINTERPACKET
Transmit and Receive Inter-packet
delay (Mode 4 only)
100
ms
Figure 16 UART Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com