PIC16F84A datasheet(28/90 Pages) MICROCHIP

28 / 90 page

PIC16F84A

DS35007C-page 28

 2001-2013 Microchip Technology Inc.

FIGURE 6-9:

TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD):

SLOW VDD RISE TIME

6.7

Time-out Sequence and

Power-down Status Bits (TO/PD)

On power-up (Figures 6-6 through 6-9), the time-out

sequence is as follows:

PWRT time-out is invoked after a POR has

expired.

Then, the OST is activated.

The total time-out will vary based on oscillator configu-

ration and PWRTE configuration bit status. For exam-

ple, in RC mode with the PWRT disabled, there will be

no time-out at all.

TABLE 6-5:

TIME-OUT IN VARIOUS

SITUATIONS

Since the time-outs occur from the POR pulse, if MCLR

is kept low long enough, the time-outs will expire. Then

bringing MCLR high, execution will begin immediately

(Figure 6-6). This is useful for testing purposes or to

synchronize more than one PIC16F84A device when

operating in parallel.

Table 6-6 shows the significance of the TO and PD bits.

Table 6-3 lists the RESET conditions for some special

registers, while Table 6-4 lists the RESET conditions

for all the registers.

TABLE 6-6:

STATUS BITS AND THEIR

SIGNIFICANCE

VDD

MCLR

When VDD rises very slowly, it is possible that the TPWRT time-out and TOST time-out will expire before VDD

has reached its final value. In this example, the chip will reset properly if, and only if, V1

 VDD min.

INTERNAL POR

TPWRT

TOST

PWRT TIME-OUT

OST TIME-OUT

INTERNAL RESET

Oscillator

Configuration

Power-up

Wake-up

from

SLEEP

PWRT

Enabled

PWRT

Disabled

XT, HS, LP

72 ms +

1024TOSC

72 ms

—

Condition

Power-on Reset

Illegal, TO is set on POR

Illegal, PD is set on POR

WDT Reset (during normal operation)

WDT Wake-up

MCLR during normal operation

MCLR during SLEEP or interrupt

wake-up from SLEEP

PIC16F84A Datasheet(PDF) 28 Page - Microchip Technology

PIC16F84A Datasheet(HTML) 28 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

Datasheet Download

Link URL