| Electronic Components Datasheet Search |
|
EVAL-AD1871EB Datasheet(PDF) 6 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
EVAL-AD1871EB Datasheet(HTML) 6 Page - Analog Devices |
|
6 / 28 page ![]() AD1871 –6– REV. 0 DATA INTERFACE TIMING (STANDALONE MODE–SLAVE) Mnemonic Description Min Typ Max Unit Comment tBCH BCLK High Width 30 ns tBCL BCLK Low Width 30 ns tBDSD DOUT Delay 20 ns From BCLK Falling tLRS LRCLK Setup 10 ns To BCLK Rising tLRH LRCLK Hold 5 ns From BCLK Rising tBDSD BCLK LRCLK DOUT LEFT-JUSTIFIED MODE DOUT RIGHT-JUSTIFIED MODE LSB DOUT I2S-JUSTIFIED MODE tBCH tDBP tBCL MSB MSB–1 MSB MSB 8-BIT CLOCKS (24-BIT DATA) 12-BIT CLOCKS (20-BIT DATA) 16-BIT CLOCKS (16-BIT DATA) tLRS Figure 3. Slave Data Interface Timing |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |