Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DSPIC33FJ12MC201TESS Datasheet(PDF) 172 Page - Microchip Technology

Part # DSPIC33FJ12MC201TESS
Description  High-Performance, 16-bit Digital Signal Controllers
PDF  304 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

DSPIC33FJ12MC201TESS Datasheet(HTML) 172 Page - Microchip Technology

Back Button DSPIC33FJ12MC201TESS Datasheet HTML 168Page - Microchip Technology DSPIC33FJ12MC201TESS Datasheet HTML 169Page - Microchip Technology DSPIC33FJ12MC201TESS Datasheet HTML 170Page - Microchip Technology DSPIC33FJ12MC201TESS Datasheet HTML 171Page - Microchip Technology DSPIC33FJ12MC201TESS Datasheet HTML 172Page - Microchip Technology DSPIC33FJ12MC201TESS Datasheet HTML 173Page - Microchip Technology DSPIC33FJ12MC201TESS Datasheet HTML 174Page - Microchip Technology DSPIC33FJ12MC201TESS Datasheet HTML 175Page - Microchip Technology DSPIC33FJ12MC201TESS Datasheet HTML 176Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 172 / 304 page
background image
dsPIC33FJ12MC201/202
DS70265E-page 172
© 2007-2011 Microchip Technology Inc.
REGISTER 16-2:
DFLTxCON: DIGITAL FILTER CONTROL REGISTER
U-0
U-0
U-0
U-0
U-0
R/W-0
R/W-0
R/W-0
—
—
—
—
—IMV<2:0>
CEID
bit 15
bit 8
R/W-0
R/W-0
U-0
U-0
U-0
U-0
QEOUT
QECK<2:0>
—
—
—
—
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 15-11
Unimplemented:
Read as ‘0’
bit 10-9
IMV<1:0>:
Index Match Value bits – These bits allow the user application to specify the state of the
QEA and QEB input pins during an Index pulse when the POSxCNT register is to be reset.
In x4 Quadrature Count Mode:
IMV1
= Required State of Phase B input signal for match on index pulse
IMV0
= Required State of Phase A input signal for match on index pulse
In x2 Quadrature Count Mode:
IMV1
= Selects Phase input signal for Index state match (0 = Phase A, 1 = Phase B)
IMV0
= Required state of the selected Phase input signal for match on index pulse
bit 8
CEID:
Count Error Interrupt Disable bit
1
= Interrupts due to count errors are disabled
0
= Interrupts due to count errors are enabled
bit 7
QEOUT:
QEA/QEB/INDX Pin Digital Filter Output Enable bit
1
= Digital filter outputs enabled
0
= Digital filter outputs disabled (normal pin operation)
bit 6-4
QECK<2:0>:
QEA/QEB/INDX Digital Filter Clock Divide Select Bits
111
= 1:256 Clock Divide
110
= 1:128 Clock Divide
101
= 1:64 Clock Divide
100
= 1:32 Clock Divide
011
= 1:16 Clock Divide
010
= 1:4 Clock Divide
001
= 1:2 Clock Divide
000
= 1:1 Clock Divide
bit 3-0
Unimplemented:
Read as ‘0’



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com