74HC74N652 datasheet(9/22 Pages) PHILIPS

9 / 22 page

74HC_HCT74

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 4 — 27 August 2012

9 of 21

NXP Semiconductors

74HC74; 74HCT74

Dual D-type flip-flop with set and reset; positive edge-trigger

[1]

All typical values are measured at Tamb =25 C.

[2]

tpd is the same as tPLH and tPHL.

[3]

tt is the same as tTHL and tTLH.

[4]

CPD is used to determine the dynamic power dissipation (PD in W).

PD =CPD  VCC2  fi  N+ (CL  VCC2  fo) where:

fi = input frequency in MHz;

fo = output frequency in MHz;

CL = output load capacitance in pF;

VCC = supply voltage in V;

N = number of inputs switching;

(C

L  VCC

 f

o) = sum of outputs.

hold time

nD to nCP; see Figure 7

VCC = 4.5 V

3-

fmax

maximum

frequency

nCP; see Figure 7

VCC = 4.5 V

MHz

VCC =5V; CL =15pF

MHz

CPD

power

dissipation

capacitance

CL =50pF;f= 1 MHz;

VI =GND to VCC - 1.5 V

[4]

-29

Table 8.

Dynamic characteristics …continued

Voltages are referenced to GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit see Figure 9.

Symbol Parameter

Conditions

Tamb = 40 C to +85 C

Tamb = 40 C to +125 C Unit

Min

Typ[1]

Max

Min

Max

74HC74N652 Datasheet(PDF) 9 Page - NXP Semiconductors

74HC74N652 Datasheet(HTML) 9 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

Datasheet Download

Link URL