Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PIC18F1220E/SOSQTP Datasheet(PDF) 53 Page - Microchip Technology

Part # PIC18F1220E/SOSQTP
Description  18/20/28-Pin High-Performance, Enhanced Flash Microcontrollers
PDF  308 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F1220E/SOSQTP Datasheet(HTML) 53 Page - Microchip Technology

Back Button PIC18F1220E/SOSQTP Datasheet HTML 49Page - Microchip Technology PIC18F1220E/SOSQTP Datasheet HTML 50Page - Microchip Technology PIC18F1220E/SOSQTP Datasheet HTML 51Page - Microchip Technology PIC18F1220E/SOSQTP Datasheet HTML 52Page - Microchip Technology PIC18F1220E/SOSQTP Datasheet HTML 53Page - Microchip Technology PIC18F1220E/SOSQTP Datasheet HTML 54Page - Microchip Technology PIC18F1220E/SOSQTP Datasheet HTML 55Page - Microchip Technology PIC18F1220E/SOSQTP Datasheet HTML 56Page - Microchip Technology PIC18F1220E/SOSQTP Datasheet HTML 57Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 308 page
background image
© 2007 Microchip Technology Inc.
DS39605F-page 51
PIC18F1220/1320
TMR1H
Timer1 Register High Byte
xxxx xxxx
37, 108
TMR1L
Timer1 Register Low Byte
xxxx xxxx
37, 108
T1CON
RD16
T1RUN
T1CKPS1
T1CKPS0
T1OSCEN
T1SYNC
TMR1CS
TMR1ON
0000 0000
37, 103
TMR2
Timer2 Register
0000 0000
37, 109
PR2
Timer2 Period Register
1111 1111
37, 109
T2CON
—
TOUTPS3
TOUTPS2
TOUTPS1
TOUTPS0
TMR2ON
T2CKPS1
T2CKPS0
-000 0000
37, 109
ADRESH
A/D Result Register High Byte
xxxx xxxx
37, 164
ADRESL
A/D Result Register Low Byte
xxxx xxxx
37, 164
ADCON0
VCFG1
VCFG0
—
CHS2
CHS1
CHS0
GO/DONE
ADON
00-0 0000
37, 155
ADCON1
—
PCFG6
PCFG5
PCFG4
PCFG3
PCFG2
PCFG1
PCFG0
-000 0000
37, 156
ADCON2
ADFM
—
ACQT2
ACQT1
ACQT0
ADCS2
ADCS1
ADCS0
0-00 0000
37, 157
CCPR1H
Capture/Compare/PWM Register 1 High Byte
xxxx xxxx
37. 116
CCPR1L
Capture/Compare/PWM Register 1 Low Byte
xxxx xxxx
37, 116
CCP1CON
P1M1
P1M0
DC1B1
DC1B0
CCP1M3
CCP1M2
CCP1M1
CCP1M0
0000 0000
37, 115
PWM1CON
PRSEN
PDC6
PDC5
PDC4
PDC3
PDC2
PDC1
PDC0
0000 0000
37, 126
ECCPAS
ECCPASE
ECCPAS2
ECCPAS1
ECCPAS0
PSSAC1
PSSAC0
PSSBD1
PSSBD0
0000 0000
37, 127
TMR3H
Timer3 Register High Byte
xxxx xxxx
38, 113
TMR3L
Timer3 Register Low Byte
xxxx xxxx
38, 113
T3CON
RD16
—
T3CKPS1
T3CKPS0
T3CCP1
T3SYNC
TMR3CS
TMR3ON
0-00 0000
38, 111
SPBRGH
EUSART Baud Rate Generator High Byte
0000 0000
38
SPBRG
EUSART Baud Rate Generator Low Byte
0000 0000
38, 135
RCREG
EUSART Receive Register
0000 0000
38, 143,
142
TXREG
EUSART Transmit Register
0000 0000
38, 140,
142
TXSTA
CSRC
TX9
TXEN
SYNC
SENDB
BRGH
TRMT
TX9D
0000 0010
38, 132
RCSTA
SPEN
RX9
SREN
CREN
ADDEN
FERR
OERR
RX9D
0000 000x
38, 133
BAUDCTL
—
RCIDL
—SCKP
BRG16
—
WUE
ABDEN
-1-1 0-00
38
EEADR
EEPROM Address Register
0000 0000
38, 67
EEDATA
EEPROM Data Register
0000 0000
38, 70
EECON2
EEPROM Control Register 2 (not a physical register)
0000 0000
38, 58, 67
EECON1
EEPGD
CFGS
—
FREE
WRERR
WREN
WR
RD
xx-0 x000
38, 59, 68
IPR2
OSCFIP
—
—EEIP
—
LVDIP
TMR3IP
—
1--1 -11-
38, 83
PIR2
OSCFIF
—
—
EEIF
—LVDIF
TMR3IF
—
0--0 -00-
38, 79
PIE2
OSCFIE
—
—EEIE
—
LVDIE
TMR3IE
—
0--0 -00-
38, 81
IPR1
—
ADIP
RCIP
TXIP
—
CCP1IP
TMR2IP
TMR1IP
-111 -111
38, 82
PIR1
—
ADIF
RCIF
TXIF
—
CCP1IF
TMR2IF
TMR1IF
-000 -000
38, 78
PIE1
—
ADIE
RCIE
TXIE
—
CCP1IE
TMR2IE
TMR1IE
-000 -000
38, 80
OSCTUNE
—
—
TUN5
TUN4
TUN3
TUN2
TUN1
TUN0
--00 0000
38, 15
TRISB
Data Direction Control Register for PORTB
1111 1111
38, 98
TRISA
TRISA7(2)
TRISA6(1)
—
Data Direction Control Register for PORTA
11-1 1111
38, 89
LATB
Read/Write PORTB Data Latch
xxxx xxxx
38, 98
LATA
LATA<7>(2)
LATA<6>(1)
—
Read/Write PORTA Data Latch
xx-x xxxx
38, 89
PORTB
Read PORTB pins, Write PORTB Data Latch
xxxx xxxx
38, 98
PORTA
RA7(2)
RA6(1)
RA5(4)
Read PORTA pins, Write PORTA Data Latch
xx0x 0000
38, 89
TABLE 5-2:
REGISTER FILE SUMMARY (PIC18F1220/1320) (CONTINUED)
File Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR, BOR
Details on
page:
Legend:
x
= unknown, u = unchanged, – = unimplemented, q = value depends on condition
Note 1:
RA6 and associated bits are configured as port pins in RCIO, ECIO and INTIO2 (with port function on RA6) Oscillator mode only and read ‘0’
in all other oscillator modes.
2:
RA7 and associated bits are configured as port pins in INTIO2 Oscillator mode only and read ‘0’ in all other modes.
3:
Bit 21 of the PC is only available in Test mode and Serial Programming modes.
4:
The RA5 port bit is only available when MCLRE fuse (CONFIG3H<7>) is programmed to ‘0’. Otherwise, RA5 reads ‘0’. This bit is read-only.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com