PIC18F2610ESLASHSOSQTP datasheet(51/376 Pages) MICROCHIP

51 / 376 page

DS39636D-page 53

PIC18F2X1X/4X1X

ADRESH

2410 2510 2515 2610 4410 4510 4515 4610

xxxx xxxx

uuuu uuuu

ADRESL

2410 2510 2515 2610 4410 4510 4515 4610

xxxx xxxx

uuuu uuuu

ADCON0

2410 2510 2515 2610 4410 4510 4515 4610

--00 0000

--uu uuuu

ADCON1

2410 2510 2515 2610 4410 4510 4515 4610

--00 0qqq

--uu uuuu

ADCON2

2410 2510 2515 2610 4410 4510 4515 4610

0-00 0000

u-uu uuuu

CCPR1H

2410 2510 2515 2610 4410 4510 4515 4610

xxxx xxxx

uuuu uuuu

CCPR1L

2410 2510 2515 2610 4410 4510 4515 4610

xxxx xxxx

uuuu uuuu

CCP1CON

2410 2510 2515 2610 4410 4510 4515 4610

0000 0000

uuuu uuuu

2410 2510 2515 2610 4410 4510 4515 4610

--00 0000

--uu uuuu

CCPR2H

2410 2510 2515 2610 4410 4510 4515 4610

xxxx xxxx

uuuu uuuu

CCPR2L

2410 2510 2515 2610 4410 4510 4515 4610

xxxx xxxx

uuuu uuuu

CCP2CON

2410 2510 2515 2610 4410 4510 4515 4610

--00 0000

--uu uuuu

BAUDCON

2410 2510 2515 2610 4410 4510 4515 4610

01-0 0-00

--uu uuuu

PWM1CON

2410 2510 2515 2610 4410 4510 4515 4610

0000 0000

uuuu uuuu

ECCP1AS

2410 2510 2515 2610 4410 4510 4515 4610

0000 0000

uuuu uuuu

2410 2510 2515 2610 4410 4510 4515 4610

0000 00--

uuuu uu--

CVRCON

2410 2510 2515 2610 4410 4510 4515 4610

0000 0000

uuuu uuuu

CMCON

2410 2510 2515 2610 4410 4510 4515 4610

0000 0111

uuuu uuuu

TMR3H

2410 2510 2515 2610 4410 4510 4515 4610

xxxx xxxx

uuuu uuuu

TMR3L

2410 2510 2515 2610 4410 4510 4515 4610

xxxx xxxx

uuuu uuuu

T3CON

2410 2510 2515 2610 4410 4510 4515 4610

0000 0000

uuuu uuuu

SPBRGH

2410 2510 2515 2610 4410 4510 4515 4610

0000 0000

uuuu uuuu

SPBRG

2410 2510 2515 2610 4410 4510 4515 4610

0000 0000

uuuu uuuu

RCREG

2410 2510 2515 2610 4410 4510 4515 4610

0000 0000

uuuu uuuu

TXREG

2410 2510 2515 2610 4410 4510 4515 4610

0000 0000

uuuu uuuu

TXSTA

2410 2510 2515 2610 4410 4510 4515 4610

0000 0010

uuuu uuuu

RCSTA

2410 2510 2515 2610 4410 4510 4515 4610

0000 000x

uuuu uuuu

TABLE 4-4:

INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Applicable Devices

Power-on Reset,

Brown-out

Reset

MCLR Resets,

WDT Reset,

RESET

Instruction,

Stack Resets

Wake-up via

WDT

or Interrupt

Legend:

u = unchanged, x = unknown, - = unimplemented bit, read as ‘0’, q = value depends on condition.

Shaded cells indicate conditions do not apply for the designated device.

Note 1:

One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector

(0008h or 0018h).

When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with

the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

See Table 4-3 for Reset value for specific condition.

Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as

PORTA pins, they are disabled and read ‘0’.

PIC18F2610E/SOSQTP Datasheet(PDF) 51 Page - Microchip Technology

PIC18F2610E/SOSQTP Datasheet(HTML) 51 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL