PIC18F2610ESLASHSOSQTP datasheet(175/376 Pages) MICROCHIP

175 / 376 page

DS39636D-page 177

PIC18F2X1X/4X1X

16.4.6

MASTER MODE

Master mode is enabled by setting and clearing the

appropriate SSPM bits in SSPCON1 and by setting the

SSPEN bit. In Master mode, the SCL and SDA lines

are manipulated by the MSSP hardware.

Master mode of operation is supported by interrupt

generation on the detection of the Start and Stop

conditions. The Stop (P) and Start (S) bits are cleared

from a Reset or when the MSSP module is disabled.

Control of the I2C bus may be taken when the P bit is

set, or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code

conducts all I2C bus operations based on Start and

Stop bit conditions.

Once Master mode is enabled, the user has six

options.

Assert a Start condition on SDA and SCL.

Assert a Repeated Start condition on SDA and

SCL.

Write to the SSPBUF register initiating

transmission of data/address.

Configure the I2C port to receive data.

Generate an Acknowledge condition at the end

of a received byte of data.

Generate a Stop condition on SDA and SCL.

The following events will cause the SSP Interrupt Flag

bit, SSPIF, to be set (SSP interrupt, if enabled):

• Start condition

• Stop condition

• Data transfer byte transmitted/received

• Acknowledge transmit

• Repeated Start

FIGURE 16-16:

MSSP BLOCK DIAGRAM (I2C™ MASTER MODE)

Note:

The MSSP module, when configured in

I2C Master mode, does not allow queueing

of events. For instance, the user is not

allowed to initiate a Start condition and

immediately write the SSPBUF register to

initiate transmission before the Start condi-

tion is complete. In this case, the SSPBUF

will not be written to and the WCOL bit will

be set, indicating that a write to the

SSPBUF did not occur.

Read

Write

SSPSR

Start bit, Stop bit,

SSPBUF

Internal

Data Bus

Set/Reset, S, P, WCOL (SSPSTAT)

Shift

Clock

MSb

LSb

SDA

Acknowledge

Generate

Stop bit Detect

Write Collision Detect

Clock Arbitration

State Counter for

end of XMIT/RCV

SCL

SCL In

Bus Collision

SDA In

SSPADD<6:0>

Baud

Set SSPIF, BCLIF

Reset ACKSTAT, PEN (SSPCON2)

Rate

Generator

SSPM3:SSPM0

Start bit Detect

PIC18F2610E/SOSQTP Datasheet(PDF) 175 Page - Microchip Technology

PIC18F2610E/SOSQTP Datasheet(HTML) 175 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL