Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LTC3548 Datasheet(PDF) 6 Page - Linear Technology

Part # LTC3548
Description  Dual Synchronous, 400mA/800mA, 2.25MHz
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC3548 Datasheet(HTML) 6 Page - Linear Technology

Back Button LTC3548 Datasheet HTML 2Page - Linear Technology LTC3548 Datasheet HTML 3Page - Linear Technology LTC3548 Datasheet HTML 4Page - Linear Technology LTC3548 Datasheet HTML 5Page - Linear Technology LTC3548 Datasheet HTML 6Page - Linear Technology LTC3548 Datasheet HTML 7Page - Linear Technology LTC3548 Datasheet HTML 8Page - Linear Technology LTC3548 Datasheet HTML 9Page - Linear Technology LTC3548 Datasheet HTML 10Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 16 page
background image
LTC3548
6
3548fc
BLOCK DIAGRAM
The LTC3548 uses a constant-frequency, current mode
architecture. The operating frequency is set at 2.25MHz
and can be synchronized to an external oscillator. Both
channels share the same clock and run in-phase. To suit a
variety of applications, the selectable Mode pin allows the
user to choose between low noise and high efficiency.
The output voltage is set by an external divider returned
to the VFB pins. An error amplifier compares the divided
output voltage with a reference voltage of 0.6V and adjusts
the peak inductor current accordingly. An undervoltage
comparator will pull the POR output low if the output
voltage is not above –8.5% of the reference voltage. The
POR output will go high after 262,144 clock cycles (about
117ms) of achieving regulation.
1
2
9
10
8
3
4
11
5
–
+
–
+
–
+
–
+
EA
UVDET
OVDET
0.6V
7
0.65V
0.55V
–
+
0.35V
UV
OV
ITH
SWITCHING
LOGIC
AND
BLANKING
CIRCUIT
S
R
Q
Q
RS
LATCH
BURST
ICOMP
IRCMP
ANTI
SHOOT-
THRU
BURST
CLAMP
SLOPE
COMP
EN
SLEEP
POR
COUNTER
0.6V REF
OSC
OSC
REGULATOR 2 (IDENTICAL TO REGULATOR 1)
PGOOD1
PGOOD2
SHUTDOWN
VIN
VIN
VIN
6
REGULATOR 1
SW1
GND
POR
GND
SW2
5Ω
MODE/SYNC
VFB1
RUN1
RUN2
VFB2
3548 BD
Main Control Loop
During normal operation, the top power switch (P-channel
MOSFET) is turned on at the beginning of a clock cycle
when the VFB voltage is below the the reference voltage.
The current into the inductor and the load increases until
the current limit is reached. The switch turns off and
energy stored in the inductor flows through the bottom
switch (N-channel MOSFET) into the load until the next
clock cycle.
The peak inductor current is controlled by the internally
compensated ITH voltage, which is the output of the
error amplifier.This amplifier compares the VFB pin to
the 0.6V reference. When the load current increases,
the VFB voltage decreases slightly below the reference.
OPERATION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com