EP2C50 datasheet(20/168 Pages) ALTERA

20 / 168 page

2–8

Altera Corporation

Cyclone II Device Handbook, Volume 1

February 2007

Logic Array Blocks

LAB Interconnects

The LAB local interconnect can drive LEs within the same LAB. The LAB

local interconnect is driven by column and row interconnects and LE

outputs within the same LAB. Neighboring LABs, PLLs, M4K RAM

blocks, and embedded multipliers from the left and right can also drive

an LAB’s local interconnect through the direct link connection. The direct

link connection feature minimizes the use of row and column

interconnects, providing higher performance and flexibility. Each LE can

drive 48 LEs through fast local and direct link interconnects. Figure 2–6

shows the direct link connection.

Figure 2–6. Direct Link Connection

LAB Control Signals

Each LAB contains dedicated logic for driving control signals to its LEs.

The control signals include:

■

Two clocks

■

Two clock enables

■

Two asynchronous clears

■

One synchronous clear

■

One synchronous load

LAB

Direct link

interconnect

to right

Direct link interconnect from

right LAB, M4K memory

block, embedded multiplier,

PLL, or IOE output

Direct link interconnect from

left LAB, M4K memory

block, embedded multiplier,

PLL, or IOE output

Local

Interconnect

Direct link

interconnect

to left

EP2C50 Datasheet(PDF) 20 Page - Altera Corporation

EP2C50 Datasheet(HTML) 20 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL