LTC4263CS datasheet(8/24 Pages) LINER

8 / 24 page

LTC4263

4263fe

PIN FUNCTIONS

LED (Pin 1): Port State LED Drive. This pin is an open drain

output that pulls down when the port is powered. Under port

fault conditions, the LED will ﬂash in patterns to indicate

the nature of the port fault. See the Applications Informa-

tion section for a description of these patterns. When the

LTC4263 is operated from a single 48V supply, this pin is

pulsed low with a 6% duty cycle during the periods when

the LED should be on. This allows use of a simple inductor,

diode, and resistor circuit to avoid excess heating due to

the large voltage drop from VDD48. See the Applications

Information section for details on this circuit.

LEGACY (Pin 2): Legacy Detect. This pin controls whether

legacy detect is enabled. If held at VDD5, legacy detect is

enabled and testing for a large capacitor is performed to

detect the presence of a legacy PD on the port. See the

Applications Information section for descriptions of legacy

PDs that can be detected. If held at VSS, only IEEE 802.3af

compliant PDs are detected. If left ﬂoating, the LTC4263

enters force-power-on mode and any PD that generates

between 1V and 10V when biased with 270μA of detection

current will be powered as a legacy device. This mode is

useful if the system uses a differential detection scheme

to detect legacy devices. Warning: Legacy modes are not

IEEE 802.3af compliant.

MIDSPAN (Pin 3): Midspan Enable. If this pin is connected

to VDD5, Midspan backoff is enabled and a 3.2 second

delay occurs after every failed detect cycle unless the

result is open circuit. If held at VSS, no delay occurs after

failed detect cycles.

PWRMGT (Pin 4): Power Management. The LTC4263

sources current at the PWRMGT pin proportional to the

class of the PD that it is powering. The voltage of this pin

is checked before powering the port. The port will not

turn on if this pin is more than 1V above VSS. Connect the

PWRMGT pins of multiple LTC4263s together with a resistor

and capacitor to VSS to implement power management. If

power management is not used, tie this pin to VSS.

VSS (Pins 5, 6): Negative 48V Supply. Pins 5 and 6 should

be tied together on the PCB.

OSC (Pin 7) Oscillator for AC Disconnect. If AC discon-

nect is used, connect a 0.1μF X7R capacitor from OSC to

VSS. Tie OSC to VSS to disable AC disconnect and enable

DC disconnect.

ACOUT (Pin 8): AC Disconnect Sense. Senses the port

to determine whether a PD is still connected when in AC

disconnect mode. If port capacitance drops below about

0.15μF for longer than TMPDO the port is turned off. If

AC disconnect is used, connect this pin to the port with

a series combination of a 1k resistor and a 0.47μF 100V

X7R capacitor. See the Applications Information section

for more information.

OUT (Pins 9, 10): Port Output. If DC disconnect is used,

these pins are connected to the port. If AC disconnect

is used, these pins are connected to the port through a

parallel combination of a 1A diode and a 500k resistor.

Pins 9 and 10 should be tied together on the PCB. See the

Applications Information section for more information.

VDD48 (Pin 11): 48V Return. Must be bypassed with a

0.1μF capacitor to VSS.

SD (Pin 12): Shutdown. If held low, the LTC4263 is pre-

vented from performing detection or powering the port.

Pulling SD low will turn off the port if it is powered. When

released, a 4-second delay will occur before detection is

attempted.

ENFCLS (Pin 13): Enforce Class Current Limits. If held

at VDD5, the LTC4263 will reduce the ICUT threshold for

class 1 or class 2 PDs. If ENFCLS is held at VSS, ICUT

remains at 375mA (typ) for all classes.

VDD5 (Pin 14): Logic Power Supply. Apply 5V referenced

to VSS, if such a supply is available, or place a 0.1μF

bypass capacitor to VSS to enable the internal regulator.

When the internal regulator is used, this pin should only

be connected to the bypass capacitor and to any logic pins

of the LTC4263 that are being held at VDD5.

Exposed Pad (Pin 15, DE Package Only): VSS. Must be

connected to VSS on the PCB. The Exposed Pad acts as a

heatsink for the internal MOSFET.

(DFN/SO)

LTC4263CS Datasheet(PDF) 8 Page - Linear Technology

LTC4263CS Datasheet(HTML) 8 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Datasheet Download

Link URL