AGLP030 datasheet(27/134 Pages) MICROSEMI

27 / 134 page

IGLOO PLUS Low Power Flash FPGAs

Revision 16

2-13

NROW is the number of VersaTile rows used in the design—guidelines are provided in the

"Spine Architecture" section of the Global Resources chapter in the IGLOO PLUS FPGA Fabric

User's Guide

FCLK is the global clock signal frequency.

NS-CELL is the number of VersaTiles used as sequential modules in the design.

PAC1, PAC2, PAC3, and PAC4 are device-dependent.

Sequential Cells Contribution—PS-CELL

PS-CELL = NS-CELL * (PAC5 + 1 / 2 * PAC6) * FCLK

NS-CELL is the number of VersaTiles used as sequential modules in the design. When a

multi-tile sequential cell is used, it should be accounted for as 1.



1 is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-19 on

page 2-14.

FCLK is the global clock signal frequency.

Combinatorial Cells Contribution—PC-CELL

PC-CELL = NC-CELL* 1 / 2 * PAC7 * FCLK

NC-CELL is the number of VersaTiles used as combinatorial modules in the design.



1 is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-19 on

page 2-14.

FCLK is the global clock signal frequency.

Routing Net Contribution—PNET

PNET = (NS-CELL + NC-CELL) * 1 / 2 * PAC8 * FCLK

NS-CELL is the number of VersaTiles used as sequential modules in the design.

NC-CELL is the number of VersaTiles used as combinatorial modules in the design.



1 is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-19 on

page 2-14.

FCLK is the global clock signal frequency.

I/O Input Buffer Contribution—PINPUTS

PINPUTS = NINPUTS * 2 / 2 * PAC9 * FCLK

NINPUTS is the number of I/O input buffers used in the design.



2 is the I/O buffer toggle rate—guidelines are provided in Table 2-19 on page 2-14.

FCLK is the global clock signal frequency.

I/O Output Buffer Contribution—POUTPUTS

POUTPUTS = NOUTPUTS * 2 / 2 * 1 * PAC10 * FCLK

NOUTPUTS is the number of I/O output buffers used in the design.



2 is the I/O buffer toggle rate—guidelines are provided in Table 2-19 on page 2-14.



1 is the I/O buffer enable rate—guidelines are provided in Table 2-20 on page 2-14.

FCLK is the global clock signal frequency.

RAM Contribution—PMEMORY

PMEMORY = PAC11 * NBLOCKS * FREAD-CLOCK * 2 + PAC12 * NBLOCK * FWRITE-CLOCK * 3

NBLOCKS is the number of RAM blocks used in the design.

FREAD-CLOCK is the memory read clock frequency.



2 is the RAM enable rate for read operations.

FWRITE-CLOCK is the memory write clock frequency.



3 is the RAM enable rate for write operations—guidelines are provided in Table 2-20 on

page 2-14.

AGLP030 Datasheet(PDF) 27 Page - Microsemi Corporation

AGLP030 Datasheet(HTML) 27 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL