A3P030 datasheet(33/220 Pages) MICROSEMI

33 / 220 page

ProASIC3 Flash Family FPGAs

Revision 13

2-19

Table 2-19 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and

Industrial Conditions—Software Default Settings

Applicable to Standard Plus I/O Banks

I/O Standard

Drive

Strength

Equiv.

Software

Default

Drive

Strength

Option2

Slew

Rate

VIL

VIH

VOL

VOH

IOL1

IOH

Min.

Max.

Min.

Max.

Min.

VmA mA

3.3 V LVTTL /

3.3 V

LVCMOS

12 mA

High –0.3

0.8

3.6

0.4

2.4

3.3 V

LVCMOS

Wide Range3

100 µA

12 mA

High –0.3

0.8

3.6

0.2

VCCI – 0.2

0.1 0.1

2.5 V

LVCMOS

12 mA

High –0.3

0.7

1.7

2.7

0.7

1.7

1.8 V

LVCMOS

8 mA

High –0.3 0.35 * VCCI 0.65 * VCCI 1.9

0.45

VCCI – 0.45

1.5 V

LVCMOS

4 mA

High –0.3 0.35 * VCCI 0.65 * VCCI 1.6 0.25 * VCCI 0.75 * VCCI

3.3 V PCI

Per PCI specifications

3.3 V PCI-X

Per PCI-X specifications

Notes:

1. Currents are measured at 85°C junction temperature.

2. Please note that 3.3 V LVCMOS wide range is applicable to 100 µA drive strength only. The configuration will NOT

operate at the equivalent software default drive strength. These values are for Normal Ranges ONLY.

3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.

A3P030 Datasheet(PDF) 33 Page - Microsemi Corporation

A3P030 Datasheet(HTML) 33 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL