EP2C8A datasheet(4/168 Pages) ALTERA

4 / 168 page

1–2

Altera Corporation

Cyclone II Device Handbook, Volume 1

February 2008

Features

■

DSP intellectual property (IP) cores

■

DSP Builder interface to The Mathworks Simulink and Matlab

design environment

■

DSP Development Kit, Cyclone II Edition

Cyclone II devices include a powerful FPGA feature set optimized for

low-cost applications including a wide range of density, memory,

embedded multiplier, and packaging options. Cyclone II devices support

a wide range of common external memory interfaces and I/O protocols

required in low-cost applications. Parameterizable IP cores from Altera

and partners make using Cyclone II interfaces and protocols fast and easy.

Features

The Cyclone II device family offers the following features:

■

High-density architecture with 4,608 to 68,416 LEs

●

M4K embedded memory blocks

●

Up to 1.1 Mbits of RAM available without reducing available

logic

●

4,096 memory bits per block (4,608 bits per block including 512

parity bits)

●

Variable port configurations of ×1, ×2, ×4, ×8, ×9, ×16, ×18, ×32,

and ×36

●

True dual-port (one read and one write, two reads, or two

writes) operation for ×1, ×2, ×4, ×8, ×9, ×16, and ×18 modes

●

Byte enables for data input masking during writes

●

Up to 260-MHz operation

■

Embedded multipliers

●

Up to 150 18- × 18-bit multipliers are each configurable as two

independent 9- × 9-bit multipliers with up to 250-MHz

performance

●

Optional input and output registers

■

Advanced I/O support

●

High-speed differential I/O standard support, including LVDS,

RSDS, mini-LVDS, LVPECL, differential HSTL, and differential

SSTL

●

Single-ended I/O standard support, including 2.5-V and 1.8-V,

SSTL class I and II, 1.8-V and 1.5-V HSTL class I and II, 3.3-V PCI

and PCI-X 1.0, 3.3-, 2.5-, 1.8-, and 1.5-V LVCMOS, and 3.3-, 2.5-,

and 1.8-V LVTTL

●

Peripheral Component Interconnect Special Interest Group (PCI

SIG) PCI Local Bus Specification, Revision 3.0 compliance for 3.3-V

operation at 33 or 66 MHz for 32- or 64-bit interfaces

●

PCI Express with an external TI PHY and an Altera PCI Express

×1 Megacore® function

EP2C8A Datasheet(PDF) 4 Page - Altera Corporation

EP2C8A Datasheet(HTML) 4 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL