| Electronic Components Datasheet Search |
|
TSL210 Datasheet(PDF) 6 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
TSL210 Datasheet(HTML) 6 Page - ams AG |
|
6 / 13 page ![]() TSL210 640 × 1 LINEAR SENSOR ARRAY TAOS039D − AUGUST 2011 5 The LUMENOLOGY r Company r r Copyright E 2011, TAOS Inc. www.taosinc.com Electrical Characteristics at fclock = 200 kHz, VDD = 5 V, TA = 25°C, λp = 640 nm, tint = 5 ms, RL = 330 Ω, Ee = 18μW/cm2 (unless otherwise noted) (see Note 3) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VOUT Analog output voltage (white, average over 640 pixels) See Note 2 1.6 2 2.4 V VDRK Analog output voltage (dark, average over 640 pixels) Ee = 0 0 0.05 0.15 V PRNU Pixel response nonuniformity See Note 4 ±20 % Nonlinearity of analog output voltage See Note 5 ±0.4% FS Output noise voltage See Note 6 1 mVrms Re Responsivity 16 22 28 V/ (μJ/ cm2) SE Saturation exposure See Note 7 155 nJ/cm2 VSAT Analog output saturation voltage 2.5 3.4 V DSNU Dark signal nonuniformity All pixels, Ee = 0, See Note 8 0.04 0.12 V IL Image lag See Note 9 0.5 % IDD Supply current 37 50 mA IIH High-level input current VI = VDD 10 μA IIL Low-level input current VI = 0 10 μA V High level output voltage SO1 SO5 IO = 50 μA 4.5 4.95 V VOH High-level output voltage, SO1 − SO5 IO = 4 mA 4.6 V V Low level output voltage SO1 SO5 IO = 50 μA 0.01 0.1 V VOL Low-level output voltage, SO1 − SO5 IO = 4 mA 0.4 V Ci(SI) Input capacitance, SI 20 pF Ci(CLK) Input capacitance, CLK 50 pF NOTES: 2. The array is uniformly illuminated with a diffused LED source having a peak wavelength of 640 nm. 3. Clock duty cycle is assumed to be 50%. 4. PRNU is the maximum difference between the voltage from any single pixel and the average output voltage from all pixels of the device under test when the array is uniformly illuminated. 5. Nonlinearity is defined as the maximum deviation from a best-fit straight line over the dark-to-white irradiance levels, as a percent of analog output voltage (white). 6. RMS noise is the standard deviation of a single-pixel output under constant illumination as observed over a 5-second period. 7. Minimum saturation exposure is calculated using the minimum Vsat, the maximum Vdrk, and the maximum Re. 8. DSNU is the difference between the maximum and minimum output voltage in the absence of illumination. 9. Image lag is a residual signal left in a pixel from a previous exposure. It is defined as a percent of white-level signal remaining after a pixel is exposed to a white condition followed by a dark condition: IL + V out (IL) * V drk V out (white) * V drk 100 Timing Requirements (see Figure 1 and Figure 2) MIN NOM MAX UNIT tsu(SI) Setup time, serial input (see Note 10) 20 ns th(SI) Hold time, serial input (see Note 10 and Note 11) 0 ns tw Pulse duration, clock high or low 50 ns tr, tf Input transition (rise and fall) time 0 500 ns NOTES: 10. Input pulses have the following characteristics: tr = 6 ns, tf = 6 ns. 11. SI must go low before the rising edge of the next clock pulse. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |