Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CDB4391 Datasheet(PDF) 21 Page - Cirrus Logic

Part # CDB4391
Description  24-Bit, 192 kHz Stereo DAC with Volume Control?
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CDB4391 Datasheet(HTML) 21 Page - Cirrus Logic

Back Button CDB4391 Datasheet HTML 17Page - Cirrus Logic CDB4391 Datasheet HTML 18Page - Cirrus Logic CDB4391 Datasheet HTML 19Page - Cirrus Logic CDB4391 Datasheet HTML 20Page - Cirrus Logic CDB4391 Datasheet HTML 21Page - Cirrus Logic CDB4391 Datasheet HTML 22Page - Cirrus Logic CDB4391 Datasheet HTML 23Page - Cirrus Logic CDB4391 Datasheet HTML 24Page - Cirrus Logic CDB4391 Datasheet HTML 25Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 40 page
background image
CS4391
DS335PP3
21
5.
PIN DESCRIPTION - PCM DATA MODE
Reset - RST
Pin 1, Input
Function:
Hardware Mode: The device enters a low power mode and the internal state machine is reset to the de-
fault setting when low. When high, the device becomes operational.
Control Port Mode: The device enters a low power mode and all internal registers are reset to the default
settings, including the control port, when low. When high, the control port becomes operational and the
PDN bit must be cleared before normal operation will occur. The control port can not be accessed when
reset is low. The Control Port Enable Bit must also be enabled after a device reset.
RST is required to remain low until the power supplies and clocks are applied and stable.
Interface Power - VL
Pin 2, Input
Function:
Digital interface power supply. Typically 1.8 to 5.0 VDC. The voltage on this pin determines the logic level
high threshold for the digital inputs. The voltage on VL is the maximum allowable input level for all digital
inputs.
Serial Audio Data - SDATA
Pin 3, Input
Function:
Two’s complement MSB-first serial data is input on this pin. The data is clocked into SDATA via the serial
clock and the channel is determined by the Left/Right clock. The required relationship between the
Left/Right clock, serial clock and serial data is defined by the Mode Control Byte in Control Port Mode or
the Mode Pins in Hardware Mode. The options are detailed in Figures 6-24.
Reset
RST
AMUTEC
Channel A Mute Control
Logic Voltage
VL
AOUTA-
Differential Output
Serial Data
SDATA
AOUTA+
Differential Output
Serial Clock
SCLK
VA
Analog Power
Left/Right Clock
LRCK
AGND
Analog Ground
Master Clock
MCLK
AOUTB+
Differential Output
See Description
M3
AOUTB-
Differential Output
See Description (SCL/CCLK) M2
BMUTEC
Channel B Mute Control
See Description (SDA/CDIN) M1
CMOUT
Common Mode Voltage
See Description
(AD0/CS) M0
FILT+
Positive Voltage Reference
1
2
3
4
20
19
18
17
5
6
7
8
16
15
14
13
9
10
12
11



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com