| Electronic Components Datasheet Search |
|
ICS9248-73 Datasheet(PDF) 6 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS9248-73 Datasheet(HTML) 6 Page - Integrated Circuit Systems |
|
6 / 15 page ![]() 6 ICS9248-73 Absolute Maximum Ratings Core Supply Voltage . . . . . . . . . . . . . . . . . . . . . . 4.6V I/O Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . 3.6V Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND 0.5 V to VDD +0.5 V Ambient Operating Temperature . . . . . . . . . . . . 0°C to +70°C Storage Temperature . . . . . . . . . . . . . . . . . . . . . . 65°C to +150°C Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability. Electrical Characteristics - Input/Supply/Common Output Parameters TA = 0 - 70º C; Supply Voltage VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5% (unless otherwise stated) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS Input High Voltage VIH 2VDD+0.3 V Input Low Voltage VIL VSS-0.3 0.8 V Input High Current IIH VIN = VDD 0.1 5 µA Input Low Current IIL1 VIN = 0 V; Inputs with no pull-up resistors -5 2.0 µA Input Low Current IIL2 VIN = 0 V; Inputs with pull-up resistors -200 -100 µA IDD3.3OP66 Select @ 66MHz; Max discrete cap loads 300 IDD3.3OP100 Select @ 100MHz; Max discrete cap loads 300 IDD2.5OP66 Select @ 66MHz; Max discrete cap loads 14 70 IDD2.5OP100 Select @ 100MHz; Max discrete cap loads 21 100 Power Down IDD3.3PD CL = 0 pF; PWRDWN# = 0 Supply Current Input frequency Fi VDD = 3.3 V 12 14.318 16 MHz Input Capacitance 1 CIN Logic Inputs 5 pF CINX X1 & X2 pins 27 36 45 pF Transition Time 1 TTrans To 1st crossing of target Freq. 3 ms Settling Time 1 TS From 1st crossing to 1% target Freq. 1 3 ms Clk Stabilization 1 TStab From VDD = 3.3 V to 1% target Freq. 3 ms tPZH, tPZH Output enable delay (all outputs) 1 10 ns tPLZ, tPZH Output diable delay (all outputs) 1 10 ns 1Guaranteed by design, not 100% tested in production. Delay Operating Supply Current mA 10 5 mA mA 380 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |