6

ICS9250-16

Byte 0: Control Register

(1 = enable, 0 = disable)

Byte 1: Control Register

(1 = enable, 0 = disable)

Byte 2: Control Register

(1 = enable, 0 = disable)

Notes:

1. Inactive means outputs are held LOW and are disabled from switching.

These outputs are designed to be configured at power-on and are not

expected to be configured during the normal modes of operation.

2. PWD = Power on Default

t

i

B#

n

i

Pe

m

a

ND

W

Pn

o

i

t

p

i

r

c

s

e

D

7

t

i

BD

I

d

e

v

r

e

s

e

R0

)

e

v

i

t

c

a

n

I

/

e

v

i

t

c

A

(

6

t

i

BD

I

d

e

v

r

e

s

e

R0

)

e

v

i

t

c

a

n

I

/

e

v

i

t

c

A

(

5

t

i

BD

I

d

e

v

r

e

s

e

R0

)

e

v

i

t

c

a

n

I

/

e

v

i

t

c

A

(

4

t

i

BD

I

d

e

v

r

e

s

e

R1

)

e

v

i

t

c

a

n

I

/

e

v

i

t

c

A

(

3

t

i

B

m

u

r

t

c

e

p

S

d

a

e

r

p

S

)

f

f

O

=

0

/

n

O

=

1

(

1)

e

v

i

t

c

a

n

I

/

e

v

i

t

c

A

(

2

t

i

B6

21

z

H

M

8

41

)

e

v

i

t

c

a

n

I

/

e

v

i

t

c

A

(

1

t

i

B5

20

z

H

M

8

41

)

e

v

i

t

c

a

n

I

/

e

v

i

t

c

A

(

0

t

i

B9

42

K

L

C

U

P

C1

)

e

v

i

t

c

a

n

I

/

e

v

i

t

c

A

(

t

i

B#

n

i

Pe

m

a

ND

W

Pn

o

i

t

p

i

r

c

s

e

D

7

t

i

B6

37

M

A

R

D

S1

)

e

v

i

t

c

a

n

I

/

e

v

i

t

c

A

(

6

t

i

B7

36

M

A

R

D

S1

)

e

v

i

t

c

a

n

I

/

e

v

i

t

c

A

(

5

t

i

B9

35

M

A

R

D

S1

)

e

v

i

t

c

a

n

I

/

e

v

i

t

c

A

(

4

t

i

B0

44

M

A

R

D

S1

)

e

v

i

t

c

a

n

I

/

e

v

i

t

c

A

(

3

t

i

B2

43

M

A

R

D

S1

)

e

v

i

t

c

a

n

I

/

e

v

i

t

c

A

(

2

t

i

B3

42

M

A

R

D

S1

)

e

v

i

t

c

a

n

I

/

e

v

i

t

c

A

(

1

t

i

B5

41

M

A

R

D

S1

)

e

v

i

t

c

a

n

I

/

e

v

i

t

c

A

(

0

t

i

B6

40

M

A

R

D

S1

)

e

v

i

t

c

a

n

I

/

e

v

i

t

c

A

(

Notes:

1. Do not write in ID bits, these bits are for ICS internal use only.

2. Bit 0 will always read back 0. If readback/rewrite procedure is to

perform, user will need to ensure a "1" is written to Bit 0 for CPUCLK2

to maintain running status.

t

i

B#

n

i

Pe

m

a

ND

W

Pn

o

i

t

p

i

r

c

s

e

D

7

t

i

B0

27

K

L

C

I

C

P1

)

e

v

i

t

c

a

n

I

/

e

v

i

t

c

A

(

6

t

i

B9

16

K

L

C

I

C

P1

)

e

v

i

t

c

a

n

I

/

e

v

i

t

c

A

(

5

t

i

B8

15

K

L

C

I

C

P1

)

e

v

i

t

c

a

n

I

/

e

v

i

t

c

A

(

4

t

i

B6

14

K

L

C

I

C

P1

)

e

v

i

t

c

a

n

I

/

e

v

i

t

c

A

(

3

t

i

B5

13

K

L

C

I

C

P1

)

e

v

i

t

c

a

n

I

/

e

v

i

t

c

A

(

2

t

i

B3

12

K

L

C

I

C

P1

)

e

v

i

t

c

a

n

I

/

e

v

i

t

c

A

(

1

t

i

B2

11

K

L

C

I

C

P1

)

e

v

i

t

c

a

n

I

/

e

v

i

t

c

A

(

0

t

i

B-

d

e

v

r

e

s

e

R1

)

e

v

i

t

c

a

n

I

/

e

v

i

t

c

A

(