Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

UPD70741 Datasheet(PDF) 19 Page - NEC

Part # UPD70741
Description  V821TM 32-/16-BIT MICROPROCESSOR
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

UPD70741 Datasheet(HTML) 19 Page - NEC

Back Button UPD70741 Datasheet HTML 15Page - NEC UPD70741 Datasheet HTML 16Page - NEC UPD70741 Datasheet HTML 17Page - NEC UPD70741 Datasheet HTML 18Page - NEC UPD70741 Datasheet HTML 19Page - NEC UPD70741 Datasheet HTML 20Page - NEC UPD70741 Datasheet HTML 21Page - NEC UPD70741 Datasheet HTML 22Page - NEC UPD70741 Datasheet HTML 23Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 112 page
background image
µPD70741
19
3.3.2 System register set
System registers are used to control the state of the CPU and store interrupt information.
Table 3-2. System Register Numbers
No.
Register name
Use
Explanation
0
EIPC
Registers for saving the current
Retain the contents of PC and PSW if an exception or
status upon the occurrence of an
interrupt occurs. Note, however, that there is only one
exception or interrupt
pair of these registers.
1
EIPSW
When multiple interrupts are allowed, therefore, the
contents of the registers must be saved by the program.
2
FEPC
Registers for saving the current
Retain the contents of PC and PSW if an
status upon the occurrence of an
NMI or double exception occurs.
3
FEPSW
NMI or double exception
4
ECR
Exception source register
Stores the source of an exception, maskable interrupt, or
NMI. The upper 16 bits of this register are called
"FECC" and set to the exception code of an NMI/double
exception. The lower 16 bits are called "EICC" and set
to the exception code of an exception/interrupt.
5
PSW
Program status word
The program status word is a set of flags indicating the
state of the program (result of executing an instruction)
and the state of the CPU.
6
PIR
Processor ID register
Used to identify a CPU type number.
7
TKCW
Task control word
Used to control a floating-point operation.
8-23
Reserved
24
CHCW
Cache control word
Used to control the built-in instruction cache.
25
ADTRE
Address trap register
Stores the address used to detect an address match with
PC, and to generate an address trap.
26-31
Reserved
Read and write operations made to these system registers can be performed using the system register load/store
instructions (LDSR and STSR) with the system register numbers specified.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com