Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

UPD75P0076CU Datasheet(PDF) 7 Page - NEC

Part # UPD75P0076CU
Description  4-BIT SINGLE-CHIP MICROCONTROLLER
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

UPD75P0076CU Datasheet(HTML) 7 Page - NEC

Back Button UPD75P0076CU Datasheet HTML 3Page - NEC UPD75P0076CU Datasheet HTML 4Page - NEC UPD75P0076CU Datasheet HTML 5Page - NEC UPD75P0076CU Datasheet HTML 6Page - NEC UPD75P0076CU Datasheet HTML 7Page - NEC UPD75P0076CU Datasheet HTML 8Page - NEC UPD75P0076CU Datasheet HTML 9Page - NEC UPD75P0076CU Datasheet HTML 10Page - NEC UPD75P0076CU Datasheet HTML 11Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 62 page
background image
µPD75P0076
7
3.2 Non-port Pins (1/2)
Pin name
I/O
Alternate function
Function
After
Circuit
reset
typeNote
TI0
I
P13
Inputs external event pulses to the timer/event
Input
<B>-C
TI1
P12/INT2
counter.
PTO0
O
P20
Timer/event counter output
Input
E-B
PTO1
P21
PCL
P22
Clock output
BUZ
P23
Optional frequency output (for buzzer output or
system clock trimming)
SCK
I/O
P01
Serial clock I/O
Input
<F>-A
SO/SB0
P02
Serial data output
<F>-B
Serial data bus I/O
SI/SB1
P03
Serial data input
<M>-C
Serial data bus I/O
INT4
I
P00
Edge detection vectored interrupt input (both rising
<B>
edge and falling edge detection)
INT0
I
P10
Edge detection vectored
Noise eliminator/
Input
<B>-C
interrupt input (detection
asynchronous selection
INT1
P11
edge can be selected).
Asynchronous
INT0/P10 can select a noise
eliminator.
INT2
P12/TI1
Rising edge detection
Asynchronous
testable input
KR0 to KR3
I
P60/AN4 to
Falling edge detection testable input
Input
<Y>-D
P63/AN7
AN0 to AN3
I
P110 to P113
Analog signal input
Input
Y-A
AN4 to AN7
P60/KR0 to
<Y>-D
P63/KR3
AVREF
—
—
A/D converter reference voltage
—
Z-N
AVSS
—
—
A/D converter reference GND potential
—
Z-N
X1
I
—
Crystal/ceramic connection pin for the main system
—
—
X2
—
clock oscillator. When inputting the external clock,
input the external clock to pin X1, and the inverted
phase of the external clock to pin X2.
XT1
I
—
Crystal connection pin for the subsystem clock
—
—
XT2
—
oscillator. When the external clock is used, input the
external clock to pin XT1, and the inverted phase of
the external clock to pin XT2. Pin XT1 can be used
as a 1-bit input (test) pin.
RESET
I
—
System reset input (low-level active)
—
<B>
Note
Circuit types enclosed in brackets indicate Schmitt triggered inputs.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com