| Electronic Components Datasheet Search |
|
LF3370 Datasheet(PDF) 14 Page - LOGIC Devices Incorporated |
|
|
|||||||||||||||||||||||||||||
LF3370 Datasheet(HTML) 14 Page - LOGIC Devices Incorporated |
|
14 / 24 page ![]() LF3370 High-Definition Video Format Converter 14 03/13/2001–LDS.3370-F Video Imaging Products DEVICES INCORPORATED expectfourvaluesaftertheaddressvalue. When loading gamma look-up tables, the interface will expect 1024 values after the address value. When loading HBLANK flag counts, the interface will expect 2 values after the address value. The coefficient banks, configuration registers,RSLregisters,etc.,arenotloaded with data until all data values for the specified address are loaded into the LF Interface. Inotherwords,thecoefficient banks are not written until all ten coeffi- cients have been loaded into the LF Interface™. ARSLregisterisnotwrittento until all four data words are loaded. After the last data value is loaded, the interface will expect a new address value on the next clock cycle. After the next address value is loaded, data loading will begin again as previously discussed. PAUSEallowstheusertoeffectivelyslow the rate of data loading through the LF Interface™. When PAUSE is HIGH, the LF Interface™is held until PAUSE is returned LOW. Figure 19 shows the effects of PAUSE while loading Matrix Multiplier/Key Scaler coefficients. Table 28 shows an example of loading a bias value into the Input Bias Adder Register. In this example, a bias value of 007FH is loaded into the Channel ‘C’ Input Bias Adder Register 1 (0B01H). Table 29 shows an example of loading a bias value into the Output Bias Adder Register. In this example, a bias value of 0010H is loaded into Channel ‘A’ Output Bias Adder Register 3 (0903H). Table 30 shows an example of loading data into the Matrix Multiplier/Key Scaler Coefficient Banks. In this example, the following values are loaded into Coefficient Register Set 2 (0002H): 0000H, 0001H, 0002H, 0003H, 0004H, 0005H, 0006H, 0007H, 0008H, and 0009H. Table 31 shows an example of loading the HF0 Flag Count Value. In this example, a 20-bit HF0 Flag Count Value of B3C27H is loaded into the HF0 Flag Count Value BITS FUNCTION DESCRIPTION 1-0 Look-Up Table Control 00 : Disable Look-Up Table Channel ‘A’ 01 : Enable Look-Up Table on Input 10 : Enable Look-Up Table on Output 11 : Reserved 3-2 Look-Up Table Control 00 : Disable Look-Up Table Channel ‘B’ 01 : Enable Look-Up Table on Input 10 : Enable Look-Up Table on Output 11 : Reserved 5-4 Look-Up Table Control 00 : Disable Look-Up Table Channel ‘C’ 01 : Enable Look-Up Table on Input 10 : Enable Look-Up Table on Output 11 : Reserved 6 HBLANK Control 0 : Disable Horizontal Blanking Option ‘Key’ Channel During HBLANK Period 1 : Enable Horizontal Blanking Option During HBLANK Period 8-7 Data Bypass Mode ‘W’ 00 : Output Channel ‘A’ to W12-0 Output Channel Mux Control 01 : Output Channel ‘B’ to W12-0 10 : Output Channel ‘C’ to W12-0 11 : Output Channel ‘D’ to W12-0 10-9 Look-Up Table Input 00 : Select Address Data [9:0] Address Selection Control 01 : Select Address Data [10:1] 10 : Select Address Data [11:2] 11 : Select Address Data [12:3] 11 Input Bias Disable 0 : Enable Input Bias 1 : Disable Input Bias 12 Output Bias Disable 0 : Enable Output Bias 1 : Disable Output Bias TABLE 6. CONFIGURATION REGISTER 1 – ADDRESS 201H BITS FUNCTION DESCRIPTION 1-0 Video Input Format 00 : Reserved 01 : Single Channel Interleaved Video 10 : Dual Channel Interleaved Video 11 : 3 Channel Non-Interleaved Video 3-2 Video Output Format 00 : Reserved 01 : Single Channel Interleaved Video 10 : Dual Channel Interleaved Video 11 : 3 Channel Non-Interleaved Video 4 Functional Arrangement 0 : Filter Feeds Matrix Multiplier 1 : Matrix Multiplier Feeds Filter 6-5 Half-Band Filter Control 00 : Pass Through Filter Channel ‘B’ 01 : Interpolate 10 : Decimate 11 : Bypass Filter 8-7 Half-Band Filter Control 00 : Pass Through Filter Channel ‘C’ 01 : Interpolate 10 : Decimate 11 : Bypass Filter 9 First Operation Select 0 : Normal Order of Operations 1 : Select First Operation Only 12-10 Reserved Must be Set to Zero TABLE 5. CONFIGURATION REGISTER 0 – ADDRESS 200H |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |