| Electronic Components Datasheet Search |
|
UPD78P4908 Datasheet(PDF) 13 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD78P4908 Datasheet(HTML) 13 Page - NEC |
|
13 / 64 page ![]() 13 µPD78P4908 Data Sheet U11681EJ2V0DS00 (2) Non-port pins (1/2) Pin TO0-TO3 CI RxD RxD2 TxD TxD2 ASCK ASCK2 SI0 SI1 SI2 SI3 SO0 SO1 SO2 SO3 SCK0 SCK1 SCK2 SCK3 NMI INTP0 INTP1 INTP2 INTP3 INTP4 INTP5 AD0-AD7 A8-A15 A16-A19 RD WR WAIT REFRQ HLDRQ HLDAK ASTB I/O Output Input Input Output Input Input Output I/O Input I/O Output Output Output Output Input Output Input Output Output Function Timer output Input of a count clock for timer/counter 2 Serial data input (UART0) Serial data input (UART2) Serial data output (UART0) Serial data output (UART2) Baud rate clock input (UART0) Baud rate clock input (UART2) Serial data input (3-wire serial I/O 0) Serial data input (3-wire serial I/O 1) Serial data input (3-wire serial I/O 2) Serial data input (3-wire serial I/O 3) Serial data output (3-wire serial I/O 0) Serial data output (3-wire serial I/O 1) Serial data output (3-wire serial I/O 2) Serial data output (3-wire serial I/O 3) Serial clock I/O (3-wire serial I/O 0) Serial clock I/O (3-wire serial I/O 1) Serial clock I/O (3-wire serial I/O 2) Serial clock I/O (3-wire serial I/O 3) External interrupt request — • Input of a count clock for timer/counter 1 • Capture/trigger signal for CR11 or CR12 • Input of a count clock for timer/counter 2 • Capture/trigger signal for CR22 • Input of a count clock for timer/counter 2 • Capture/trigger signal for CR21 • Input of a count clock for timer/counter 0 • Capture/trigger signal for CR02 — Input of a conversion start trigger for A/D converter Time multiplexing address/data bus (for connecting external memory) High-order address bus (for connecting external memory) High-order address during address expansion (for connecting external memory) Strobe signal output for reading the contents of external memory Strobe signal output for writing on external memory Wait signal insertion Refresh pulse output to external pseudo static memory Input of bus hold request Output of bus hold response Latch timing output of time multiplexing address (A0-A7) (for connecting external memory) Also used as P34-P37 P23/INTP2 P30/SI1 P13/SI2 P31/SO1 P14/SO2 P25/INTP4/SCK1 P12/SCK2 P27 P30/RxD P13/RxD2 P106 P33 P31/TxD P14/TxD2 P107 P32 P25/INTP4/ASCK P12/ASCK2 P105 P20 P21 P22 P23/CI P24 P25/ASCK/SCK1 P26 P40-P47 P50-P57 P60-P63 P64 P65 P66/HLDRQ P67/HLDAK P66/WAIT P67/REFRQ CLKOUT |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |