Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LD1074 Datasheet(PDF) 10 Page - LDT Co., Ltd

Part # LD1074
Description  16-Channel Constant Current LED Driver
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LDT [LDT Co., Ltd]
Direct Link  http://www.ldt.co.kr/
Logo LDT - LDT Co., Ltd

LD1074 Datasheet(HTML) 10 Page - LDT Co., Ltd

Back Button LD1074 Datasheet HTML 6Page - LDT Co., Ltd LD1074 Datasheet HTML 7Page - LDT Co., Ltd LD1074 Datasheet HTML 8Page - LDT Co., Ltd LD1074 Datasheet HTML 9Page - LDT Co., Ltd LD1074 Datasheet HTML 10Page - LDT Co., Ltd LD1074 Datasheet HTML 11Page - LDT Co., Ltd LD1074 Datasheet HTML 12Page - LDT Co., Ltd LD1074 Datasheet HTML 13Page - LDT Co., Ltd LD1074 Datasheet HTML 14Page - LDT Co., Ltd Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 32 page
background image
Ver 1.1
10
LD1074
16-Channel Constant Current LED Driver With 16-Bit PWM Control and Dot-Correction
LDT Inc. WE bldg. 5F, 126-33 Han-dle 1ro, Seobuk-gu, Cheonan, Chungnam, korea, 331-220
Tel. +82 41 520 7300 Fax. +82 41 520 7337 www.ldt.co.kr
Switching Characteristics (VDD=3.3V; Ta=25°C)
Characteristics
Symbol
Condition
Min.
Typ.
Max.
Unit.
Setup Time
SDI
–DCLK↑
t
SU0
VDD=3.3V
VIH=VDD
VIL=GND
Rext=700
Ω
VDS=1V
RL=150
Ω
CL=10pF
C1=100nF
C2=10
μF
CSDO=10pF
VLED=4.0V
5
-
-
ns
LE↑–DCLK↑
t
SU1
5
-
-
ns
LE↓–DCLK↑
tSU2
10
-
-
ns
Hold Time
DCLK↑–SDI
t
H0
10
-
-
ns
DCLK↑–LE↓
t
H1
15
-
-
ns
Propagation Delay Time
DCLK
–SDO
t
PD0
-
30
40
ns
GCLK
–OUT4n *
t
PD1
-
60
-
ns
LE
–SDO**
t
PD2
-
40
50
ns
Staggered Delay of Output
OUT4n +1*
t
DL1
-
5
-
ns
OUT4n +2 *
t
DL2
-
10
-
ns
OUT4n +3 *
t
DL3
-
15
-
ns
Pulse Width
LE
tw(L)
15
-
-
ns
In-message Error Detection Duration
(Count by GCLK)
t
EDD
-
-
10
GCLK
Compulsory Error Detection Operation
Time***
t
ERR-C
-
-
700
ns
Data Clock Frequency
FDCLK
-
-
25
MHz
Gray Scale Clock Frequency****
FGCLK
-
-
20
MHz
Switching
Speed of
Output
Channels
High-Speed
Rise Time
tOR
GCLK=2MHz
(All channels
turn on)
-
20
-
ns
Fall Time
tOF
-
50
-
ns
Low-Speed
Rise Time
tOR
-
25
-
ns
Fall Time
tOF
-
90
-
ns
* Refer to the Timing Waveform, where n=0, 1, 2, 3.
**In timing of “Read Configuration” and “Read Error Status Code”, the next DCLK rising edge should be t
PD2 after the
falling edge of LE.
***Users have to leave more time than the maximum error detection time for the error detection.
****With uniform output current.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com