74LV4053_15 datasheet(14/27 Pages) PHILIPS

14 / 27 page

74LV4053

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 5 — 18 September 2014

14 of 27

NXP Semiconductors

74LV4053

Triple single-pole double-throw analog switch

Test data is given in Table 10.

Definitions for test circuit:

RL = Load resistance.

CL = Load capacitance including jig and probe capacitance.

RT = Termination resistance should be equal to output impedance Zo of the pulse generator.

VEXT = External voltage for measuring switching times.

Fig 15. Test circuit for measuring switching times

10 %

90 %

0 V

negative

pulse

positive

pulse

0 V

90 %

10 %

001aak353

VEXT

VCC

VEE

DUT

Table 10.

Test data

Supply voltage

Input

Load

VEXT

VCC

tr, tf

tPHL, tPLH

tPZH, tPHZ

tPZL, tPLZ

< 2.7 V

VCC

 6 ns

50 pF

1 k



open

VEE

2VCC

2.7 V to 3.6 V

2.7 V

 6 ns

15 pF, 50 pF

1 k



open

VEE

2VCC

> 3.6 V

VCC

 6 ns

50 pF

1 k



open

VEE

2VCC

74LV4053 Datasheet(PDF) 14 Page - NXP Semiconductors

74LV4053 Datasheet(HTML) 14 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

Datasheet Download

Link URL