Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SCG4503 Datasheet(PDF) 2 Page - Connor-Winfield Corporation

Part # SCG4503
Description  Synchronous Clock Generator
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CONNOR-WINFIELD [Connor-Winfield Corporation]
Direct Link  http://www.conwin.com
Logo CONNOR-WINFIELD - Connor-Winfield Corporation

SCG4503 Datasheet(HTML) 2 Page - Connor-Winfield Corporation

  SCG4503 Datasheet HTML 1Page - Connor-Winfield Corporation SCG4503 Datasheet HTML 2Page - Connor-Winfield Corporation SCG4503 Datasheet HTML 3Page - Connor-Winfield Corporation SCG4503 Datasheet HTML 4Page - Connor-Winfield Corporation SCG4503 Datasheet HTML 5Page - Connor-Winfield Corporation SCG4503 Datasheet HTML 6Page - Connor-Winfield Corporation SCG4503 Datasheet HTML 7Page - Connor-Winfield Corporation SCG4503 Datasheet HTML 8Page - Connor-Winfield Corporation SCG4503 Datasheet HTML 9Page - Connor-Winfield Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 16 page
background image
Data Sheet #: SG082
Page 2 of 16
Rev: 00
Date: 06/17/05
© Copyright 2005 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice
Absolute Maximum Rating
Table 1
Symbol
Parameter
Minimum
Nominal
Maximum
Units
Notes
V
cc
Power Supply Voltage
-0.5
-
+4.0
Volts
1.0
V
i
Input Voltage
-0.5
-
+5.5
Volts
1.0
T
s
Storage Temperature
-65.0
-
+100
°C
1.0
General Description
The SCG4503 is a mixed-signal phase locked loop
generating LVPECL outputs from an intrinsically low
jitter, voltage controlled, crystal oscillator. The LVPECL
outputs may be disabled.
The SCG4503 can lock to one of two external
references, which is selectable using the SEL
AB input
select pin. The unit has a fast acquisition time of about
1.5 seconds and it is tolerant of different reference duty
cycles.
The SCG4503 includes an alarm output that
indicates deviations from normal operation. If a Loss-
of-Reference (LOR) or Loss-of-Lock (LOL) is detected
the alarm with indicate the need for a reference
rearrangement. If both references A and B are absent
the module will enter Free Run operation. The FR
status
pin will indicate that the module is in Free Run
operation. Frequency stability during Free Run
operation is guaranteed to ±20 ppm. Additionally the
Free Run mode may be entered manually.
The package dimensions are 1” x 1.025” x .45” on a
6 layer FR4 board with castellated pins. Parts are
assembled using high temperature solder to withstand
63/37 alloys, 180°C surface mount reflow processes.
Maximum Dimension Package Outline
Figure 1
Block Diagram
Figure 2
8 KHz PHASE
ALIGNER
REFB
REFA
SEL AB
ANALOG
FILTER
Q
QN
1 / N
ALARM
LOW JITTER
VCXO
FREE RUN STATUS
FORCE
FREE RUN
ENABLE/
TRI-STATE
33
Ω
10 k
Ω
10 k
Ω
10 k
Ω
10 k
Ω
33
Ω
DPFD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com