27C128 datasheet(5/12 Pages) MICROCHIP

5 / 12 page

DS11003K-page 5

27C128

FIGURE 1-2:

PROGRAMMING WAVEFORMS (1)

TABLE 1-6:

MODES

Operation Mode

PGM

VPP

O0 - O7

Read

VIL

VIH

VCC

XDOUT

Program

VIL

VIH

VIL

XDIN

Program Verify

VIL

VIH

XDOUT

Program Inhibit

VIH

High Z

Standby

VIH

VCC

High Z

Output Disable

VIL

VIH

VCC

High Z

Identity

VIL

VIH

VCC

Identity Code

X = Don’t Care

VIH

VIL

VIH

VIL

13.0 V (3)

5.0 V

6.5 V (3)

5.0 V

VIH

VIL

VIH

VIL

VIH

VIL

Address

Data

VPP

VCC

PGM

Address Stable

tAH

tDS

tDH

tVPS

tDF

(2)

tAS

Program

Data In Stable

Data Out Valid

Verify

tVCS

The input timing reference is 0.8V for VIL and 2.0V for VIH.

tDF and tOE are characteristics of the device but must be accommodated by the programmer.

Vcc = 6.5V

±0.25V, VPP = VH = 13.0V ±0.25V for Express algorithm.

Notes:

(1)

(2)

(3)

tPW

tOPW

tOES

tOE

(2)

tCES

High Z

1.2

Read Mode

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

the CE pin is low to power up (enable) the chip

the OE pin is low to gate the data to the output

pins

For Read operations, if the addresses are stable, the

address access time (tACC) is equal to the delay from

CE to output (tCE). Data is transferred to the output

after a delay from the falling edge of OE (tOE).

27C128 Datasheet(PDF) 5 Page - Microchip Technology

27C128 Datasheet(HTML) 5 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

Datasheet Download

Link URL