PIC16C64X datasheet(39/136 Pages) MICROCHIP

39 / 136 page

Preliminary

DS30559A-page 39

PIC16C64X & PIC16C66X

5.7

Parallel Slave Port

(PIC16C661 and PIC16C662 only)

PORTD operates as an 8-bit wide parallel slave port, or

as a microprocessor port when control bit PSPMODE

(TRISE<4>) is set. In slave mode it is asynchronously

readable and writable by the external world through

RD control input pin (RE0/RD) and WR control input pin

(RE1/WR).

It can directly interface to an 8-bit microprocessor data

bus. The external microprocessor can read or write the

PORTD latch as an 8-bit latch. Setting PSPMODE

enables port pin RE0/RD to be the RD input, RE1/WR

to be the WR input and RE2/CS to be the CS (chip

select) input. For this functionality, the corresponding

data direction bits of the TRISE register (TRISE<2:0>)

must be conﬁgured as inputs (set).

There are actually two 8-bit latches, one for data-out

(from the PIC16/17) and one for data input. The user

writes 8-bit data to PORTD data latch and reads data

from the port pin latch (note that they have the same

address). In this mode, the TRISD register is ignored

since the microprocessor is controlling the direction of

data ﬂow.

Input Buffer Full Status Flag bit IBF (TRISE<7>) is set

if a received word is waiting to be read by the CPU.

Once the PORTD input latch is read, bit IBF is cleared.

IBF is a read only status bit. Output Buffer Full Status

Flag bit OBF (TRISE<6>) is set if a word written to

PORTD latch is waiting to be read by the external bus.

Once the PORTD output latch is read by the micropro-

cessor, bit OBF is cleared. Input Buffer Overﬂow Status

ﬂag bit IBOV (TRISE<5>) is set if a second write to the

microprocessor port is attempted when the previous

word has not been read by the CPU (the ﬁrst word is

retained in the buffer).

When not in Parallel Slave Port mode, bits IBF and

OBF are held clear. However, if ﬂag bit IBOV was pre-

viously set, it must be cleared in software.

An interrupt is generated and latched into ﬂag bit

PSPIF (PIR1<7>) when a read or a write operation is

completed. Flag bit PSPIF must be cleared by user

software. The interrupt can be disabled by clearing the

interrupt enable bit PSPIE (PIE1<7>).

FIGURE 5-12: PORTD AND PORTE AS A

PARALLEL SLAVE PORT

Data bus

PORT

RDx

PORT

One bit of PORTD

Set interrupt ﬂag

PSPIF (PIR1<7>)

Read

Chip Select

Write

Note: I/O pins have protection diodes to VDD and VSS.

TTL

TABLE 5-11:

REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Address

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Value on:

POR,

BOR

Value on all

other resets

08h

PORTD

PSP7

PSP6

PSP5

PSP4

PSP3

PSP2

PSP1

PSP0

xxxx xxxx

uuuu uuuu

09h

PORTE

—

RE2

RE1

RE0

---- -xxx

---- -uuu

89h

TRISE

IBF

OBF

IBOV

PSPMODE

—

TRISE2

TRISE1

TRISE0

0000 -111

0Ch

PIR1

PSPIF(1)

CMIF

—

00-- ----

8Ch

PIE1

PSPIE(1)

CMIE

—

00-- ----

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by the PSP.

Note 1:

These bits are reserved on the PIC16C641/642, always maintain these bits clear.

PIC16C64X Datasheet(PDF) 39 Page - Microchip Technology

PIC16C64X Datasheet(HTML) 39 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL