| Electronic Components Datasheet Search |
|
Z86C9620VSC Datasheet(PDF) 17 Page - Zilog, Inc. |
|
|
|||||||||||||||||||||||||||||
Z86C9620VSC Datasheet(HTML) 17 Page - Zilog, Inc. |
|
17 / 46 page ![]() 17 Z86C61/62/96 Z8® MICROCONTROLLER Port 3 can be configured under software control to provide the following control functions: handshake for Ports 0 and 2 (/DAV and RDY); four external interrupt request signals (IRQ3-IRQ0); timer input and output signals (T IN and TOUT), and Data Memory Select (/DM). D7 D6 D5 D4 D3 D2 D1 D0 Start Bit Eight Data Bits Transmitted Data (No Parity) Two Stop Bits SP SP ST D7 D6 D5 D4 D3 D2 D1 D0 Start Bit Eight Data Bits Received Data (No Parity) One Stop Bit SP ST P D6D5D4D3D2D1D0 Start Bit Seven Data Bits Transmitted Data (With Parity) Odd Parity Two Stop Bits SP SP ST P D6D5D4D3D2D1D0 Start Bit Seven Data Bits Received Data (With Parity) Parity Error Flag One Stop Bit ST SP Figure 14. Serial Data Formats Table 7. Port 3 Pin Assignments Pin I/O CTC1 Int. P0 HS P1 HS P2 HS UART Ext P30 IN IRQ3 Serial In P31 IN T IN IRQ2 D/R P32 IN IRQ0 D/R P33 IN IRQ1 D/R P34 OUT R/D DM P35 OUT R/D P36 OUT T OUT R/D P37 OUT Serial Out T0 IRQ4 T1 IRQ5 Notes: HS = Handshake Signals D = Data Available R = Ready UART OPERATION Port 3 lines P30 and P37, can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/ transmitter operation. The bit rate is controlled by the Counter/Timer0. The Z86C61/62/96 automatically adds a start bit and two stop bits to transmitted data (Figure 14). Odd parity is also available as an option. Eight data bits are always transmit- ted, regardless of parity selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request (IRQ4) is generated on all transmitted characters. Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request. Note: UART function is only available in stardard timing mode (i.e., P01M D5 = 0). |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |