| Electronic Components Datasheet Search |
|
A6985F Datasheet(PDF) 51 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
A6985F Datasheet(HTML) 51 Page - STMicroelectronics |
|
51 / 77 page ![]() DocID027738 Rev 2 51/77 A6985F Application notes 77 Figure 39. Slave to master mode transition The external master can force a latched SLAVE mode driving the SYNCH pin low at power- up, before the soft-start starts the switching activity. So the oscillator frequency is 250 kHz typ. fixed until a new UVLO event is triggered regardless FSW resistor value, that otherwise counts to design the slope compensation. The same considerations above are also valid. The master driving capability must be able to provide the proper signal levels at the SYNCH pin (see Table 5 on page 8 - Synchronization section): Low level < VSYN THL= 0.7 V sinking 5 mA High level > VSYN THH = 1.2 V sourcing 0.7 mA Figure 40. Master driving capability to synchronize the A6985F 250kHz typ. SLAVE mode stand alone operation at nominal fsw SYNCH signal switching node |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |