M95080-DRDW3TP datasheet(32/42 Pages) STMICROELECTRONICS

32 / 42 page

DC and AC parameters

M95080-A125 M95080-A145

32/42

DocID024205 Rev 8

Table 15. AC characteristics

Symbol

Alt.

Parameter

Min. Max. Min. Max. Min. Max.

Unit

Test

conditions

specified in

Table 11

Test

conditions

specified in

Table 10

and

Table 11

Test

conditions

specified in

Table 12

fSCK Clock frequency

MHz

tSLCH

tCSS1 S active setup time

tSHCH

tCSS2 S not active setup time

tSHSL

tCS

S deselect time

tCHSH

tCSH S active hold time

tCHSL

S not active hold time

tCH(1)

tCLH Clock high time

tCL(1)

tCLL Clock low time

tCLCH(2)

tRC

Clock rise time

-2-2-2

µs

tCHCL(2)

tFC

Clock fall time

tDVCH

tDSU Data in setup time

tCHDX

tDH

Data in hold time

tHHCH

Clock low hold time after HOLD not active

tHLCH

Clock low hold time after HOLD active

tCLHL

Clock low set-up time before HOLD active

0-0-0

tCLHH

Clock low set-up time before HOLD not

active

0-0-0

tSHQZ(2)

tDIS

Output disable time

tCLQV(3)

Clock low to output valid

tCLQX

tHO

Output hold time

tQLQH(2)

tRO

Output rise time

tQHQL(2)

tFO

Output fall time

tHHQV

tLZ

HOLD high to output valid

tHLQZ(2)

tHZ

HOLD low to output high-Z

tWC

Write time

-4-4-4

1. tCH + tCL must never be lower than the shortest possible clock period, 1/fC(max).

2. Value guaranteed by characterization, not 100% tested in production.

3. tCLQV must be compatible with tCL (clock low time): if tSU is the Read setup time of the SPI bus master, tCL must be equal to

(or greater than) tCLQV+tSU.

M95080-DRDW3TP Datasheet(PDF) 32 Page - STMicroelectronics

M95080-DRDW3TP Datasheet(HTML) 32 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

Datasheet Download

Link URL