M95080-DRDW4TG datasheet(15/42 Pages) STMICROELECTRONICS

15 / 42 page

DocID024205 Rev 8

15/42

M95080-A125 M95080-A145

Instructions

Each command is composed of bytes (MSBit transmitted first), initiated with the instruction

byte, as summarized in Table 6.

If an invalid instruction is sent (one not contained in Table 6), the device automatically enters

a Wait state until deselected.

For read and write commands to memory array and Identification Page, the address is

defined by two bytes as explained in Table 7.

Table 6. Instruction set

Instruction

Description

Instruction

format

WREN

Write Enable

0000 0110

WRDI

Write Disable

0000 0100

RDSR

Read Status Register

0000 0101

WRSR

Write Status Register

0000 0001

READ

Read from Memory Array

0000 0011

WRITE

Write to Memory Array

0000 0010

RDID

Read Identification Page

1000 0011

WRID

Write Identification Page

1000 0010

RDLS

Reads the Identification Page lock status.

1000 0011

LID

Locks the Identification page in read-only mode.

1000 0010

Table 7. Significant bits within the two address bytes(1)(2)

Instructions

MSB Address byte

LSB Address byte

b15 b14 b13 b12 b11 b10

READ or

WRITE

xxxxx

RDID or

WRID

000000

000

RDLS or

LID

000000

10000

000

1. A: Significant address bit.

2. x: bit is Don’t Care.

M95080-DRDW4TG Datasheet(PDF) 15 Page - STMicroelectronics

M95080-DRDW4TG Datasheet(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

Datasheet Download

Link URL