| Electronic Components Datasheet Search |
|
SLE66C644PC Datasheet(PDF) 7 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
SLE66C644PC Datasheet(HTML) 7 Page - Infineon Technologies AG |
|
7 / 7 page ![]() SLE 66C644P Short Product Information 7 / 8 11.02 General Description SLE 66C644P is a member of Infineon Technologies high-end security controller family in advanced 0.22 µm CMOS technology. The CPU provides the high efficiency of the SAB 8051- instruction set extended by additional powerful instructions together with enhanced performance, memory sizes and security features. The internal clock frequency can be adjusted up to 15 MHz independent of the clock rate of the terminal with the help of the PLL. The controller IC offers 206 Kbytes of User-ROM, 256 bytes internal RAM, 4096 bytes XRAM and 64 Kbytes EEPROM with Superslim. The Memory Management and Protection Unit allows a secure separation of the operating system and the applications. Furthermore the MMU makes a secure downloading of applications possible after the personalization of a card. These new features meet the requirements of the next generation of multi application operating systems. For code compatibility to the SLE 66CxxS family, a transparent mode for the MMU is available which allows you to keep the memory mapping of the SLE 66CxxS products. DDES Accelerator EEPROM 64 Kbyte XRAM 4 Kbyte ROM 208Kbyte 16-Bit CPU with MMU & ECO 2000 Instruction Set Voltage Clock Reset Sleep Mode Logic Sensors/Filters Voltage Regulator Address-/Data Bus Interrupt PLL CRC RNG UART two 16-bit Timer Figure 2: Block Diagram SLE 66C644P The CRC module allows the easy generation of checksums according to ISO/IEC 3309 (16-Bit- CRC). To minimize the overall power consumption, the chip card controller IC offers a sleep mode. The UART supports the half-duplex transmission protocols T=0 and T=1 according to ISO/IEC 7816-3. All relevant transmission parameters can be adjusted by software, as e.g. the clock division factor, direct/inverse convention and the number of stop bits. Additionally, the I/O port can be driven by communication routines realized in software. The random number generator (RNG) is able to supply the CPU with true random numbers under all conditions. As an important measure, the chip provides a new and enhanced level of on-chip security features. The DES accelerator supports symmetrical crypto algorithms according to the Data Encryption Standard in the Electronic Code Book Mode. In conclusion, the SLE 66C644P fulfills the requirements of today's chip card applications, as GSM, UMTS , and offers a powerful platform for future multi application cards. The SLE 66C644P integrates outstanding memory sizes, additional peripherals in combination with enhanced performance and optimized power consumption on a minimized die size. Therefore, the SLE 66C644P offers the basis for a generation of new chip card applications. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |