| Electronic Components Datasheet Search |
|
GX3246 Datasheet(PDF) 6 Page - Semtech Corporation |
|
|
|||||||||||||||||||||||||||||
GX3246 Datasheet(HTML) 6 Page - Semtech Corporation |
|
6 / 47 page ![]() GX3246 290 x 146 3.5Gb/s Crosspoint Final Data Sheet Rev. 2 GENDOC-056078 March 2013 6 of 47 Proprietary & Confidential www.semtech.com 1.2 Ball Descriptions Table 1-1 shows the descriptions for selected GX3246 balls. For a comprehensive list of balls from the GX3246 Crosspoint family, please refer to GX3290 (and family) Crosspoint Ball Guide. Table 1-1: Ball Descriptions Ball # Ball Name I/O Description Serial Interface I/O AN16SCLK I Serial Host Interface Clock. If unused, tie to ground. AN17 SDIN I Serial Host Interface Data Input. If unused, tie to ground. AN18 SDOUT O Serial Host Interface Data Output. Leave NC if not used. AN19 S_CS I Serial Host Interface Chip Select. Active-LOW. Must be tied LOW when HOST_S/P is set LOW. Parallel Interface I/O AL23 P_CS I Parallel host interface chip select. Active-LOW. Must be tied LOW when HOST_S/P is set HIGH. AL24 P_R/W I Selects between read and write operations on the parallel host interface. HIGH = Read, LOW = Write. If unused, tie to ground. AL25 P_ADS I Address and Data Strobe. Strobe signal for latching the address and data into the chip. See Section 4.12.1 for timing information. If unused, tie to ground. AM27 - AM16 P_ADD[11:0] I Address bus for the parallel interface. If unused, tie to ground. AN35 - AN20 P_DAT[15:0] I/O Bi-directional data bus for the parallel interface. If P_CS is HIGH, these pins are configured as inputs. Leave NC if parallel interface is not used. If unused, tie to ground. General I/O AN15 HOST_S/P I Host Interface Select pin. Selects between serial and parallel host interfaces. Serial host interface is enabled when HIGH, parallel host interface is enabled when LOW. Must assert RESET after changing this pin. AM35 - AM28 UPDATE_EN [7:0] I Update Strobes used to update the switch matrix configuration (see Section 4.5). If unused, weak pull-down to ground. AR33 POR_DFT I This pin disables the Power On Reset circuitry when HIGH. Weak internal pull-down. Leave NC if not used. AR35 RESET I Active-LOW reset for entire chip (see Section 4.11 for timing details). Weak internal pull-up. Leave NC if not used. Test Interface AL17 TCKI JTAG test clock. Weak pull-up if not used. AL18 TMS I JTAG test mode start. Weak pull-up if not used. AL19 TDO O JTAG test data out. Leave NC if not used. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |