| Electronic Components Datasheet Search |
|
UT54ACTS74E Datasheet(PDF) 6 Page - Aeroflex Circuit Technology |
|
|
|||||||||||||||||||||||||||||
UT54ACTS74E Datasheet(HTML) 6 Page - Aeroflex Circuit Technology |
|
6 / 9 page ![]() 6 AC ELECTRICAL CHARACTERISTICS FOR THE UT54ACTS74E2 ( VDD = 3.0V to 5.5V; VSS = 0V 1; -55 C < T C < +125C) Notes: 1. Maximum allowable relative shift equals 50mV. 2. All specifications valid for radiation dose 1E6 rads(Si) per MIL-STD-883 Method 1019. SYMBOL PARAMETER CONDITION VDD MINIMUM MAXIMUM UNIT tPHL1 CLK to Q, Q CL = 50pF 3.0V to 3.6V 3 30 ns 4.5V to 5.5V 3 14 tPLH1 CLK to Q, Q CL = 50pF 3.0V to 3.6V 3 20 ns 4.5V to 5.5V 2 11 tPHL2 PRE to Q CL = 50pF 3.0V to 3.6V 4 30 ns 4.5V to 5.5V 3 15 tPLH2 PRE to Q CL = 50pF 3.0V to 3.6V 3 20 ns 4.5V to 5.5V 3 12 tPHL3 CLR to Q CL = 50pF 3.0V to 3.6V 4 30 ns 4.5V to 5.5V 3 15 tPLH3 CLR to Q CL = 50pF 3.0V to 3.6V 3 21 ns 4.5V to 5.5V 2 12 fMAX Maximum clock frequency CL = 50pF 3.0V to 3.6V 100 MHz 4.5V to 5.5V 125 tSU1 Data setup time before CLK CL = 50pF 3.0V to 3.6V 4 ns 4.5V to 5.5V 3 tSU2 PRE or CLR inactive Setup time before CLK CL = 50pF 3.0V to 3.6V 1 ns 4.5V to 5.5V 1 tH Data hold time after CLK CL = 50pF 3.0V to 3.6V 0 ns 4.5V to 5.5V 0 tW1 Minimum pulse width CLK high or low CL = 50pF 3.0V to 3.6V 5 ns 4.5V to 5.5V 4 tW2 Minimum pulse width PRE or CLR low CL = 50pF 3.0V to 3.6V 5 ns 4.5V to 5.5V 4 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |