Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

9314DMQB Datasheet(PDF) 3 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # 9314DMQB
Description  Quad Latch
PDF  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

9314DMQB Datasheet(HTML) 3 Page - National Semiconductor (TI)

  9314DMQB Datasheet HTML 1Page - National Semiconductor (TI) 9314DMQB Datasheet HTML 2Page - National Semiconductor (TI) 9314DMQB Datasheet HTML 3Page - National Semiconductor (TI) 9314DMQB Datasheet HTML 4Page - National Semiconductor (TI) 9314DMQB Datasheet HTML 5Page - National Semiconductor (TI) 9314DMQB Datasheet HTML 6Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 3 / 6 page
background image
Switching Characteristics VCC ea50V TA ea25 C (See Section 1 for waveforms and load configurations)
Symbol
Parameter
CL e 15 pF
Units
Min
Max
tPLH
Propagation Delay
24
ns
tPHL
E to Qn
24
tPLH
Propagation Delay
12
ns
tPHL
Dn to Qn
24
tPLH
Propagation Delay
18
ns
MR to Qn
tPHL
Propagation Delay
24
ns
Sn to Qn
Functional Description
The ’9314 consists of four latches with a common active
LOW Enable input and active LOW Master Reset input
When the Enable goes HIGH data present in the latches is
stored and the state of the latch is no longer affected by the
Sn and Dn inputs The Master Reset when activated over-
rides all other input conditions forcing all latch outputs LOW
Each of the four latches can be operated in one of two
modes
D-TYPE LATCHFor D-type operation the S input of a latch
is held LOW While the common Enable is active the latch
output follows the D input Information present at the latch
output is stored in the latch when the Enable goes HIGH
SETRESET LATCHDuring setreset operation when the
common Enable is LOW a latch is reset by a LOW on the D
input and can be set by a LOW on the S input if the D input
is HIGH If both S and D inputs are LOW the D input will
dominate and the latch will be reset When the Enable goes
HIGH the latch remains in the last state prior to disable-
ment The two modes of latch operation are shown in the
Truth Table
Truth Table
MR
E
DS
Qn
Operation
H
L
L
L
L
D Mode
HL
H
L
H
HH
X
X
Qnb1
H
L
L
L
L
RS Mode
HL
H
L
H
HL
L
H
L
H
L
HHQnb1
HH
X
X
Qnb1
L
X
X
X
L
Reset
H e HIGH Voltage Level
L e LOW Voltage Level
X e Immaterial
Qnb1 e Previous Output State
Qn e Present Output State
3



Html Pages

1 2 3 4 5 6


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com