ADC10732CIWM datasheet(3/27 Pages) NSC

3 / 27 page

Ordering Information

Industrial Temperature Range

Package

−40˚C

≤ T

A ≤ +85˚C

ADC10731CIWM

M16B

ADC10732CIWM

M20B

ADC10734CIMSA

MSA20

ADC10734CIWM

M20B

ADC10738CIWM

M24B

Pin Descriptions

CLK

The clock applied to this input controls the suc-

cessive approximation conversion time interval,

the acquisition time and the rate at which the se-

rial data exchange occurs. The rising edge loads

the information on the DI pin into the multiplexer

address shift register. This address controls

which channel of the analog input multiplexer

(MUX) is selected. The falling edge shifts the

data resulting from the A/D conversion out on

DO. CS enables or disables the above functions.

The clock frequency applied to this input can be

between 5 kHz and 3 MHz.

This is the serial data input pin. The data applied

to this pln is shifted by CLK into the multiplexer

address register.

Tables 1, 2, 3 show the multi-

plexer address assignment.

The data output pin. The A/D conversion result

(DB0-SIGN) are clocked out by the failing edge

of CLK on this pin.

This is the chip select input pin. When a logic low

is applied to this pin, the rising edge of CLK

shifts the data on DI into the address register.

This low also brings DO out of TRI-STATE after

a conversion has been completed.

This is the power down input pin. When a logic

high is applied to this pin the A/D is powered

down. When a low is applied the A/D is powered

up.

SARS

This is the successive approximation register

status output pin. When CS is high this pin is in

TRI-STATE. With CS low this pin is active high

when a conversion is in progress and active low

at all other times.

CH0–CH7 These are the analog inputs of the MUX. A chan-

nel input is selected by the address information

at the DI pin, which is loaded on the rising edge

of CLK into the address register (see

Tables 1, 2,

3).

The voltage applied to these inputs should not

exceed AV

+ or go below GND by more than

50 mV. Exceeding this range on an unselected

channel will corrupt the reading of a selected

channel.

COM

This pin is another analog input pln. It can be

used as a “pseudo ground” when the analog

multiplexer is single-ended.

REF+

This is the positive analog voltage reference in-

put. In order to malntaln accuracy, the voltage

range V

REF (VREF = VREF+– VREF−) is 0.5 VDCto

5.0 V

DC and the voltage at VREF+ cannot exceed

+ +50 mV.

REF−

The negative voltage reference input. In order to

maintain accuracy, the voltage at this pin must

not go below GND − 50 mV or exceed AV

+50mV.

+,DV+

These are the analog and digital power supply

pins. These pins should be tied to the same

power supply and bypassed separately. The op-

erating voltage range of AV

+ and DV+ is 4.5 V

to 5.5 V

DC.

DGND

This is the digital ground pin.

AGND

This is the analog ground pin.

ADC10732CIWM Datasheet(PDF) 3 Page - National Semiconductor (TI)

ADC10732CIWM Datasheet(HTML) 3 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

Datasheet Download

Link URL