Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD6635BB/PCB Datasheet(PDF) 54 Page - Analog Devices

Part # AD6635BB/PCB
Description  4-Channel, 80 MSPS WCDMA Receive Signal Processor (RSP)
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD6635BB/PCB Datasheet(HTML) 54 Page - Analog Devices

Back Button AD6635BB/PCB Datasheet HTML 50Page - Analog Devices AD6635BB/PCB Datasheet HTML 51Page - Analog Devices AD6635BB/PCB Datasheet HTML 52Page - Analog Devices AD6635BB/PCB Datasheet HTML 53Page - Analog Devices AD6635BB/PCB Datasheet HTML 54Page - Analog Devices AD6635BB/PCB Datasheet HTML 55Page - Analog Devices AD6635BB/PCB Datasheet HTML 56Page - Analog Devices AD6635BB/PCB Datasheet HTML 57Page - Analog Devices AD6635BB/PCB Datasheet HTML 58Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 60 page
background image
REV. 0
–54–
AD6635
Table XVI. External Memory Map
A[2:0] Name
Comment
111
Access Control
Register (ACR)
7:
Auto Increment
6:
Broadcast
5–2: Instruction[3:0]
1–0: A[9:8]
110
Channel Address
Register (CAR)
7–0: A[7:0]
101
SOFT_SYNC Control
Register (Write Only)
7:
PN_EN
6:
Test_MUX_Select
5:
Hop
4:
Start
3:
SYNC 3
2:
SYNC 2
1:
SYNC 1
0:
SYNC 0
100
PIN_SYNC Control
Register (Write Only)
7:
Toggle IEN for BIST
6:
First SYNC Only
5:
Hop_En
4:
Start_En
3:
SYNC_EN A
2:
SYNC_EN B
1:
SYNC_EN C
0:
SYNC_EN D
011
SLEEP (Write Only)
7–6: Reserved (low)
5:
Access Input/Output Port
Control Registers
4:
Reserved low
3:
SLEEP 3
2:
SLEEP 2
1:
SLEEP 1
0:
SLEEP 0
010
Data Register 2 (DR2)
7–4: Reserved
3–0: D[19:16]
001
Data Register 1 (DR1)
15–8: D[15:8]
000
Data Register 0 (DR0)
7–0: D[7:0]
Access Control Register (ACR)
The access control register serves to define the channel or
channels that receive an access from the microport or serial
port control.
Bit 7 of this register is the Auto-Increment bit. If this bit is 1,
the CAR register described below will increment its value after
every read/write access to the channel. It essentially means that
CAR (external address 6) need not be written for every memory
access, and the user can write to DR2, DR1, DR0 continuously
while accessing consecutive memory location in each access.
This allows blocks of address space such as coefficient memory
to be initialized more efficiently.
Bit 6 of the register is the Broadcast bit and determines how
Bits 5–2 are interpreted. If Broadcast is 0, then Bits 4–2, which
are referred to as Instruction bits (Instruction[2:0]), are com-
pared with the CHIPn_ID[2:0] pins (n = 0 when /CS0 is used,
and n = 1 when /CS1 is used). The instruction that matches the
CHIPn_ID[2:0] pins will determine the access. This allows up
to two chips to be connected to the same port and their
memory to be mapped without external logic. This also allows
the same serial port of a host processor to configure up to eight
chips. If the Broadcast bit is high, the Instruction[3:0] word
allows multiple AD6635 channels and/or chips to be configured
simultaneously, independent of the CHIPn_ID[2:0] pins. There
are seven possible instructions that are defined in the table
below. This is useful for smart antenna systems in which mul-
tiple channels listening to a single antenna or carrier can be
configured simultaneously. An x in the table represents “don’t
care” in the digital decoding.
Table XVII. Microport Instructions
Instruction
Comment
0000
All Chips and All Channels Get Access
0001
Channel 0,1,2 of All Chips Get Access
0010
Channel 1,2,3 of All Chips Get Access
0100
All Chips Get Access
*
1000
All Chips with CHIPn_ID[2:0] = xxx Get
Access
* (same as previous instruction)
1100
All Chips with CHIPn_ID[2:0] = xx0 Get
Access
*
1110
All Chips with CHIPn_ID[2:0] = xx1 Get
Access
*
*A[9:8] bits control which channel is decoded for the access.
Note that CHIP0_ID[2:0] is used when
CS0 is used for
programming. CHIP1_ID[2:0] is used when
CS1 is used
for programming.
When broadcast is enabled (Bit 6 set high), the readback is not
valid because of the potential for internal bus contention. There-
fore, if readback is subsequently desired, the broadcast bit should
be set low.
Bits 1–0 of this register are address bits that decode which of
the four channels are being accessed, i.e., Channels 0–3 when
CS0 is used, and similarly, Channels 4–7 when CS1 is used. If
the Instruction bits decode an access to multiple channels, these
bits are ignored. If the Instruction decodes an access to a subset
of chips, the A[9:8] bits will otherwise determine the channel
being accessed. It should be noted that if access to input/output
control registers (Bit 5 of external address 3) is set, then A[9:8]
are not decoded.
Channel Address Register (CAR)
This register represents the 8-bit internal address of each chan-
nel. If the Auto-Increment bit of the ACR is 1, this value will be
incremented after every access to the DR0 register, which will



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com