Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

ADS1243IPWR Datasheet(PDF) 6 Page - Texas Instruments

Click here to check the latest version.
Part # ADS1243IPWR
Description  24-Bit ANALOG-TO-DIGITAL CONVERTER
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ADS1243IPWR Datasheet(HTML) 6 Page - Texas Instruments

Back Button ADS1243IPWR Datasheet HTML 2Page - Texas Instruments ADS1243IPWR Datasheet HTML 3Page - Texas Instruments ADS1243IPWR Datasheet HTML 4Page - Texas Instruments ADS1243IPWR Datasheet HTML 5Page - Texas Instruments ADS1243IPWR Datasheet HTML 6Page - Texas Instruments ADS1243IPWR Datasheet HTML 7Page - Texas Instruments ADS1243IPWR Datasheet HTML 8Page - Texas Instruments ADS1243IPWR Datasheet HTML 9Page - Texas Instruments ADS1243IPWR Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 25 page
background image
ADS1242, 1243
6
SBAS235B
www.ti.com
SPEC
DESCRIPTION
MIN
MAX
UNITS
t1
SCLK Period
4tOSC Periods
3
DRDY Periods
t2
SCLK Pulse Width, HIGH and LOW
200
ns
t3
CS low to first SCLK Edge; Setup Time(2)
0ns
t4
DIN Valid to SCLK Edge; Setup Time
50
ns
t5
Valid DIN to SCLK Edge; Hold Time
50
ns
t6
Delay between last SCLK edge for DIN and first SCLK edge for DOUT:
RDATA, RDATAC, RREG, WREG
50
tOSC Periods
t7(1)
SCLK Edge to Valid New DOUT
50
ns
t8(1)
SCLK Edge to DOUT, Hold Time
0
ns
t9
Last SCLK Edge to DOUT Tri-State
6
10
tOSC Periods
NOTE: DOUT goes tri-state immediately when CS goes HIGH.
t10
CS LOW time after final SCLK edge.
0
ns
t11
Final SCLK edge of one command until first edge SCLK
of next command:
RREG, WREG, DSYNC, SLEEP, RDATA, RDATAC, STOPC
4tOSC Periods
SELFGCAL, SELFOCAL, SYSOCAL, SYSGCAL
2
DRDY Periods
SELFCAL
4
DRDY Periods
RESET (also SCLK Reset)
16
tOSC Periods
t16
Pulse Width
4tOSC Periods
t17
Allowed analog input change for next valid conversion.
5000
tOSC Periods
t18
DOR update, DOR data not valid.
4
tOSC Periods
t19
First SCLK after DRDY goes LOW:
RDATAC Mode
10
tOSC Periods
Any other mode
0
tOSC Periods
NOTES: (1) Load = 20pF
 10kΩ to GND.
(2) CS may be tied LOW.
TIMING DIAGRAMS
TIMING CHARACTERISTICS TABLES
t
4
MSB
(Command or Command and Data)
LSB
t
5
t
1
t
3
CS
SCLK
(POL = 0)
D
IN
D
OUT
NOTE: (1) Bit order = 0.
SCLK Reset Waveform
t
7
MSB(1)
LSB(1)
t
8
t
10
t
2
t
2
t
11
t
6
t
9
t
12
t
14
t
15
t
13
t
13
SCLK
ADS1242 or ADS1243
Resets On
Falling Edge
300 • t
OSC < t12 < 500 • tOSC
t
13 : > 5 • tOSC
550 • t
OSC < t14 < 750 • tOSC
1050 • t
OSC < t15 < 1250 • tOSC
DIAGRAM 1.
DIAGRAM 2.
t
17
t
18
DRDY
SCLK
t
DATA
t
16
PDWN
t
19



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com